annotate Small_CPU/Src/startup_stm32f4xx.S @ 105:68181cd61f20 kittz

fix comments
author Dmitry Romanov <kitt@bk.ru>
date Mon, 24 Dec 2018 16:19:09 +0300
parents 22864a24973b
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
38
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1 /* File: startup_ARMCM4.S
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2 * Purpose: startup file for Cortex-M4 devices. Should use with
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3 * GCC for ARM Embedded Processors
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4 * Version: V1.3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5 * Date: 08 Feb 2012
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6 *
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7 * Copyright (c) 2012, ARM Limited
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8 * All rights reserved.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9 *
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
10 * Redistribution and use in source and binary forms, with or without
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
11 * modification, are permitted provided that the following conditions are met:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
12 * Redistributions of source code must retain the above copyright
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
13 notice, this list of conditions and the following disclaimer.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
14 * Redistributions in binary form must reproduce the above copyright
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
15 notice, this list of conditions and the following disclaimer in the
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
16 documentation and/or other materials provided with the distribution.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
17 * Neither the name of the ARM Limited nor the
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
18 names of its contributors may be used to endorse or promote products
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
19 derived from this software without specific prior written permission.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
20 *
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
22 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
23 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
24 * DISCLAIMED. IN NO EVENT SHALL ARM LIMITED BE LIABLE FOR ANY
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
25 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
26 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
27 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
28 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
29 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
30 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
32 .syntax unified
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
33 .arch armv7-m
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
34
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
35 .section .stack
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
36 .align 3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
37 #ifdef __STACK_SIZE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
38 .equ Stack_Size, __STACK_SIZE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
39 #else
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
40 .equ Stack_Size, 0x400
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
41 #endif
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
42 .globl __StackTop
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
43 .globl __StackLimit
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
44 __StackLimit:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
45 .space Stack_Size
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
46 .size __StackLimit, . - __StackLimit
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
47 __StackTop:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
48 .size __StackTop, . - __StackTop
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
49
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
50 .section .heap
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
51 .align 3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
52 #ifdef __HEAP_SIZE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
53 .equ Heap_Size, __HEAP_SIZE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
54 #else
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
55 .equ Heap_Size, 0xC00
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
56 #endif
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
57 .globl __HeapBase
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
58 .globl __HeapLimit
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
59 __HeapBase:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
60 .if Heap_Size
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
61 .space Heap_Size
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
62 .endif
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
63 .size __HeapBase, . - __HeapBase
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
64 __HeapLimit:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
65 .size __HeapLimit, . - __HeapLimit
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
66
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
67 .section .isr_vector
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
68 .align 2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
69 .globl __isr_vector
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
70 __isr_vector:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
71 .long __StackTop /* Top of Stack */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
72 .long Reset_Handler /* Reset Handler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
73 .long NMI_Handler /* NMI Handler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
74 .long HardFault_Handler /* Hard Fault Handler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
75 .long MemManage_Handler /* MPU Fault Handler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
76 .long BusFault_Handler /* Bus Fault Handler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
77 .long UsageFault_Handler /* Usage Fault Handler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
78 .long 0 /* Reserved */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
79 .long 0 /* Reserved */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
80 .long 0 /* Reserved */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
81 .long 0 /* Reserved */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
82 .long SVC_Handler /* SVCall Handler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
83 .long DebugMon_Handler /* Debug Monitor Handler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
84 .long 0 /* Reserved */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
85 .long PendSV_Handler /* PendSV Handler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
86 .long SysTick_Handler /* SysTick Handler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
87
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
88 // External Interrupts
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
89 .long WWDG_IRQHandler // Window WatchDog
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
90 .long PVD_IRQHandler // PVD through EXTI Line detection
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
91 .long TAMP_STAMP_IRQHandler // Tamper and TimeStamps through the EXTI line
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
92 .long RTC_WKUP_IRQHandler // RTC Wakeup through the EXTI line
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
93 .long FLASH_IRQHandler // FLASH
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
94 .long RCC_IRQHandler // RCC
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
95 .long EXTI0_IRQHandler // EXTI Line0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
96 .long EXTI1_IRQHandler // EXTI Line1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
97 .long EXTI2_IRQHandler // EXTI Line2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
98 .long EXTI3_IRQHandler // EXTI Line3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
99 .long EXTI4_IRQHandler // EXTI Line4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
100 .long DMA1_Stream0_IRQHandler // DMA1 Stream 0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
101 .long DMA1_Stream1_IRQHandler // DMA1 Stream 1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
102 .long DMA1_Stream2_IRQHandler // DMA1 Stream 2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
103 .long DMA1_Stream3_IRQHandler // DMA1 Stream 3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
104 .long DMA1_Stream4_IRQHandler // DMA1 Stream 4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
105 .long DMA1_Stream5_IRQHandler // DMA1 Stream 5
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
106 .long DMA1_Stream6_IRQHandler // DMA1 Stream 6
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
107 .long ADC_IRQHandler // ADC1, ADC2 and ADC3s
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
108 .long CAN1_TX_IRQHandler // CAN1 TX
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
109 .long CAN1_RX0_IRQHandler // CAN1 RX0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
110 .long CAN1_RX1_IRQHandler // CAN1 RX1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
111 .long CAN1_SCE_IRQHandler // CAN1 SCE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
112 .long EXTI9_5_IRQHandler // External Line[9:5]s
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
113 .long TIM1_BRK_TIM9_IRQHandler // TIM1 Break and TIM9
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
114 .long TIM1_UP_TIM10_IRQHandler // TIM1 Update and TIM10
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
115 .long TIM1_TRG_COM_TIM11_IRQHandler // TIM1 Trigger and Commutation and TIM11
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
116 .long TIM1_CC_IRQHandler // TIM1 Capture Compare
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
117 .long TIM2_IRQHandler // TIM2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
118 .long TIM3_IRQHandler // TIM3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
119 .long TIM4_IRQHandler // TIM4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
120 .long I2C1_EV_IRQHandler // I2C1 Event
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
121 .long I2C1_ER_IRQHandler // I2C1 Error
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
122 .long I2C2_EV_IRQHandler // I2C2 Event
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
123 .long I2C2_ER_IRQHandler // I2C2 Error
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
124 .long SPI1_IRQHandler // SPI1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
125 .long SPI2_IRQHandler // SPI2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
126 .long USART1_IRQHandler // USART1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
127 .long USART2_IRQHandler // USART2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
128 .long USART3_IRQHandler // USART3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
129 .long EXTI15_10_IRQHandler // External Line[15:10]s
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
130 .long RTC_Alarm_IRQHandler // RTC Alarm (A and B) through EXTI Line
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
131 .long OTG_FS_WKUP_IRQHandler // USB OTG FS Wakeup through EXTI line
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
132 .long TIM8_BRK_TIM12_IRQHandler // TIM8 Break and TIM12
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
133 .long TIM8_UP_TIM13_IRQHandler // TIM8 Update and TIM13
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
134 .long TIM8_TRG_COM_TIM14_IRQHandler // TIM8 Trigger and Commutation and TIM14
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
135 .long TIM8_CC_IRQHandler // TIM8 Capture Compare
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
136 .long DMA1_Stream7_IRQHandler // DMA1 Stream7
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
137 .long FSMC_IRQHandler // FSMC
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
138 .long SDIO_IRQHandler // SDIO
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
139 .long TIM5_IRQHandler // TIM5
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
140 .long SPI3_IRQHandler // SPI3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
141 .long UART4_IRQHandler // UART4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
142 .long UART5_IRQHandler // UART5
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
143 .long TIM6_DAC_IRQHandler // TIM6 and DAC1&2 underrun errors
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
144 .long TIM7_IRQHandler // TIM7
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
145 .long DMA2_Stream0_IRQHandler // DMA2 Stream 0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
146 .long DMA2_Stream1_IRQHandler // DMA2 Stream 1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
147 .long DMA2_Stream2_IRQHandler // DMA2 Stream 2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
148 .long DMA2_Stream3_IRQHandler // DMA2 Stream 3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
149 .long DMA2_Stream4_IRQHandler // DMA2 Stream 4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
150 .long ETH_IRQHandler // Ethernet
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
151 .long ETH_WKUP_IRQHandler // Ethernet Wakeup through EXTI line
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
152 .long CAN2_TX_IRQHandler // CAN2 TX
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
153 .long CAN2_RX0_IRQHandler // CAN2 RX0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
154 .long CAN2_RX1_IRQHandler // CAN2 RX1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
155 .long CAN2_SCE_IRQHandler // CAN2 SCE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
156 .long OTG_FS_IRQHandler // USB OTG FS
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
157 .long DMA2_Stream5_IRQHandler // DMA2 Stream 5
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
158 .long DMA2_Stream6_IRQHandler // DMA2 Stream 6
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
159 .long DMA2_Stream7_IRQHandler // DMA2 Stream 7
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
160 .long USART6_IRQHandler // USART6
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
161 .long I2C3_EV_IRQHandler // I2C3 event
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
162 .long I2C3_ER_IRQHandler // I2C3 error
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
163 .long OTG_HS_EP1_OUT_IRQHandler // USB OTG HS End Point 1 Out
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
164 .long OTG_HS_EP1_IN_IRQHandler // USB OTG HS End Point 1 In
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
165 .long OTG_HS_WKUP_IRQHandler // USB OTG HS Wakeup through EXTI
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
166 .long OTG_HS_IRQHandler // USB OTG HS
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
167 .long DCMI_IRQHandler // DCMI
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
168 .long CRYP_IRQHandler // CRYP crypto
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
169 .long HASH_RNG_IRQHandler // Hash and Rng
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
170 .long FPU_IRQHandler // FPU
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
171
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
172 .size __isr_vector, . - __isr_vector
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
173
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
174 .text
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
175 .thumb
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
176 .thumb_func
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
177 .align 2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
178 .globl Reset_Handler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
179 .type Reset_Handler, %function
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
180 Reset_Handler:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
181 /* Loop to copy data from read only memory to RAM. The ranges
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
182 * of copy from/to are specified by following symbols evaluated in
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
183 * linker script.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
184 * __etext: End of code section, i.e., begin of data sections to copy from.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
185 * __data_start__/__data_end__: RAM address range that data should be
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
186 * copied to. Both must be aligned to 4 bytes boundary. */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
187
41
22864a24973b Non functional change just to use same symbols as CPU1
Ideenmodellierer
parents: 38
diff changeset
188 ldr r1, =_sidata /*__etext*/
38
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
189 ldr r2, =__data_start__
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
190 ldr r3, =__data_end__
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
191
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
192 #if 1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
193 /* Here are two copies of loop implemenations. First one favors code size
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
194 * and the second one favors performance. Default uses the first one.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
195 * Change to "#if 0" to use the second one */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
196 .flash_to_ram_loop:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
197 cmp r2, r3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
198 ittt lt
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
199 ldrlt r0, [r1], #4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
200 strlt r0, [r2], #4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
201 blt .flash_to_ram_loop
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
202 #else
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
203 subs r3, r2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
204 ble .flash_to_ram_loop_end
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
205 .flash_to_ram_loop:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
206 subs r3, #4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
207 ldr r0, [r1, r3]
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
208 str r0, [r2, r3]
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
209 bgt .flash_to_ram_loop
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
210 .flash_to_ram_loop_end:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
211 #endif
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
212
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
213 #ifndef __NO_SYSTEM_INIT
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
214 ldr r0, =SystemInit
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
215 blx r0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
216 #endif
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
217
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
218 ldr r0, =_start
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
219 bx r0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
220 .pool
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
221 .size Reset_Handler, . - Reset_Handler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
222
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
223 /* Our weak _start alternative if we don't use the library _start
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
224 * The zero init section must be cleared, otherwise the librtary is
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
225 * doing that */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
226 .align 1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
227 .thumb_func
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
228 .weak _start
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
229 .type _start, %function
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
230 _start:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
231
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
232 /* Zero fill the bss segment. */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
233 ldr r1, = __bss_start__
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
234 ldr r2, = __bss_end__
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
235 movs r3, #0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
236 b .fill_zero_bss
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
237 .loop_zero_bss:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
238 str r3, [r1], #4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
239
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
240 .fill_zero_bss:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
241 cmp r1, r2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
242 bcc .loop_zero_bss
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
243
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
244 /* Jump to our main */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
245 bl main
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
246 b .
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
247 .size _start, . - _start
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
248
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
249 /* Macro to define default handlers. Default handler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
250 * will be weak symbol and just dead loops. They can be
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
251 * overwritten by other handlers */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
252 .macro def_irq_handler handler_name
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
253 .align 1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
254 .thumb_func
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
255 .weak \handler_name
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
256 .type \handler_name, %function
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
257 \handler_name :
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
258 b .
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
259 .size \handler_name, . - \handler_name
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
260 .endm
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
261
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
262 def_irq_handler NMI_Handler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
263 def_irq_handler HardFault_Handler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
264 def_irq_handler MemManage_Handler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
265 def_irq_handler BusFault_Handler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
266 def_irq_handler UsageFault_Handler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
267 def_irq_handler SVC_Handler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
268 def_irq_handler DebugMon_Handler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
269 def_irq_handler PendSV_Handler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
270 def_irq_handler SysTick_Handler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
271 def_irq_handler Default_Handler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
272
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
273 // External Interrupts
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
274 def_irq_handler WWDG_IRQHandler // Window WatchDog
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
275 def_irq_handler PVD_IRQHandler // PVD through EXTI Line detection
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
276 def_irq_handler TAMP_STAMP_IRQHandler // Tamper and TimeStamps through the EXTI line
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
277 def_irq_handler RTC_WKUP_IRQHandler // RTC Wakeup through the EXTI line
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
278 def_irq_handler FLASH_IRQHandler // FLASH
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
279 def_irq_handler RCC_IRQHandler // RCC
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
280 def_irq_handler EXTI0_IRQHandler // EXTI Line0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
281 def_irq_handler EXTI1_IRQHandler // EXTI Line1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
282 def_irq_handler EXTI2_IRQHandler // EXTI Line2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
283 def_irq_handler EXTI3_IRQHandler // EXTI Line3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
284 def_irq_handler EXTI4_IRQHandler // EXTI Line4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
285 def_irq_handler DMA1_Stream0_IRQHandler // DMA1 Stream 0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
286 def_irq_handler DMA1_Stream1_IRQHandler // DMA1 Stream 1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
287 def_irq_handler DMA1_Stream2_IRQHandler // DMA1 Stream 2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
288 def_irq_handler DMA1_Stream3_IRQHandler // DMA1 Stream 3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
289 def_irq_handler DMA1_Stream4_IRQHandler // DMA1 Stream 4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
290 def_irq_handler DMA1_Stream5_IRQHandler // DMA1 Stream 5
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
291 def_irq_handler DMA1_Stream6_IRQHandler // DMA1 Stream 6
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
292 def_irq_handler ADC_IRQHandler // ADC1, ADC2 and ADC3s
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
293 def_irq_handler CAN1_TX_IRQHandler // CAN1 TX
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
294 def_irq_handler CAN1_RX0_IRQHandler // CAN1 RX0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
295 def_irq_handler CAN1_RX1_IRQHandler // CAN1 RX1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
296 def_irq_handler CAN1_SCE_IRQHandler // CAN1 SCE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
297 def_irq_handler EXTI9_5_IRQHandler // External Line[9:5]s
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
298 def_irq_handler TIM1_BRK_TIM9_IRQHandler // TIM1 Break and TIM9
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
299 def_irq_handler TIM1_UP_TIM10_IRQHandler // TIM1 Update and TIM10
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
300 def_irq_handler TIM1_TRG_COM_TIM11_IRQHandler // TIM1 Trigger and Commutation and TIM11
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
301 def_irq_handler TIM1_CC_IRQHandler // TIM1 Capture Compare
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
302 def_irq_handler TIM2_IRQHandler // TIM2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
303 def_irq_handler TIM3_IRQHandler // TIM3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
304 def_irq_handler TIM4_IRQHandler // TIM4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
305 def_irq_handler I2C1_EV_IRQHandler // I2C1 Event
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
306 def_irq_handler I2C1_ER_IRQHandler // I2C1 Error
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
307 def_irq_handler I2C2_EV_IRQHandler // I2C2 Event
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
308 def_irq_handler I2C2_ER_IRQHandler // I2C2 Error
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
309 def_irq_handler SPI1_IRQHandler // SPI1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
310 def_irq_handler SPI2_IRQHandler // SPI2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
311 def_irq_handler USART1_IRQHandler // USART1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
312 def_irq_handler USART2_IRQHandler // USART2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
313 def_irq_handler USART3_IRQHandler // USART3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
314 def_irq_handler EXTI15_10_IRQHandler // External Line[15:10]s
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
315 def_irq_handler RTC_Alarm_IRQHandler // RTC Alarm (A and B) through EXTI Line
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
316 def_irq_handler OTG_FS_WKUP_IRQHandler // USB OTG FS Wakeup through EXTI line
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
317 def_irq_handler TIM8_BRK_TIM12_IRQHandler // TIM8 Break and TIM12
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
318 def_irq_handler TIM8_UP_TIM13_IRQHandler // TIM8 Update and TIM13
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
319 def_irq_handler TIM8_TRG_COM_TIM14_IRQHandler // TIM8 Trigger and Commutation and TIM14
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
320 def_irq_handler TIM8_CC_IRQHandler // TIM8 Capture Compare
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
321 def_irq_handler DMA1_Stream7_IRQHandler // DMA1 Stream7
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
322 def_irq_handler FSMC_IRQHandler // FSMC
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
323 def_irq_handler SDIO_IRQHandler // SDIO
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
324 def_irq_handler TIM5_IRQHandler // TIM5
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
325 def_irq_handler SPI3_IRQHandler // SPI3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
326 def_irq_handler UART4_IRQHandler // UART4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
327 def_irq_handler UART5_IRQHandler // UART5
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
328 def_irq_handler TIM6_DAC_IRQHandler // TIM6 and DAC1&2 underrun errors
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
329 def_irq_handler TIM7_IRQHandler // TIM7
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
330 def_irq_handler DMA2_Stream0_IRQHandler // DMA2 Stream 0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
331 def_irq_handler DMA2_Stream1_IRQHandler // DMA2 Stream 1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
332 def_irq_handler DMA2_Stream2_IRQHandler // DMA2 Stream 2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
333 def_irq_handler DMA2_Stream3_IRQHandler // DMA2 Stream 3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
334 def_irq_handler DMA2_Stream4_IRQHandler // DMA2 Stream 4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
335 def_irq_handler ETH_IRQHandler // Ethernet
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
336 def_irq_handler ETH_WKUP_IRQHandler // Ethernet Wakeup through EXTI line
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
337 def_irq_handler CAN2_TX_IRQHandler // CAN2 TX
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
338 def_irq_handler CAN2_RX0_IRQHandler // CAN2 RX0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
339 def_irq_handler CAN2_RX1_IRQHandler // CAN2 RX1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
340 def_irq_handler CAN2_SCE_IRQHandler // CAN2 SCE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
341 def_irq_handler OTG_FS_IRQHandler // USB OTG FS
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
342 def_irq_handler DMA2_Stream5_IRQHandler // DMA2 Stream 5
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
343 def_irq_handler DMA2_Stream6_IRQHandler // DMA2 Stream 6
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
344 def_irq_handler DMA2_Stream7_IRQHandler // DMA2 Stream 7
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
345 def_irq_handler USART6_IRQHandler // USART6
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
346 def_irq_handler I2C3_EV_IRQHandler // I2C3 event
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
347 def_irq_handler I2C3_ER_IRQHandler // I2C3 error
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
348 def_irq_handler OTG_HS_EP1_OUT_IRQHandler // USB OTG HS End Point 1 Out
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
349 def_irq_handler OTG_HS_EP1_IN_IRQHandler // USB OTG HS End Point 1 In
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
350 def_irq_handler OTG_HS_WKUP_IRQHandler // USB OTG HS Wakeup through EXTI
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
351 def_irq_handler OTG_HS_IRQHandler // USB OTG HS
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
352 def_irq_handler DCMI_IRQHandler // DCMI
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
353 def_irq_handler CRYP_IRQHandler // CRYP crypto
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
354 def_irq_handler HASH_RNG_IRQHandler // Hash and Rng
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
355 def_irq_handler FPU_IRQHandler // FPU
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
356
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
357 .end