view wiki/Detailed CPU2-RTE Project.md @ 504:8428195a4967

Added worst case plausibility check (disabled by compile switch) Just used in case of development activities which may cause negativ values resulting in errors / timeout in the deco calculation
author Ideenmodellierer
date Mon, 24 Aug 2020 19:59:28 +0200
parents 0e7c16dd774d
children
line wrap: on
line source

# How to Create From Scratch a Project for _CPU2-RTE_ Code #

Follow the same procedure than for [CPU1](Detailed CPU1-Discovery Project.md), with changes:

- Create a new _board_ for processor:  
>   Series: `STM32F4`  
>   Mcu: `STM32F411xE`  
>   Debug: `JTAG`  

- Add `Small_CPU` linked source directory (instead of _Discovery_)

- Use linker script `OSTC4/Small_CPU/CPU2-F411.ld`