Mercurial > public > ostc4

comparison Common/Drivers/STM32F4xx/Source/Templates/arm/startup_stm32f412rx.s @ 160:e3ca52b8e7fa

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
Merge with FlipDisplay
author heinrichsweikamp
date Thu, 07 Mar 2019 15:06:43 +0100
parents c78bcbd5deda
children
comparison
equal deleted inserted replaced
80:cc2bb7bb8456 160:e3ca52b8e7fa
1 ;******************** (C) COPYRIGHT 2017 STMicroelectronics ********************
2 ;* File Name : startup_stm32f412rx.s
3 ;* Author : MCD Application Team
4 ;* Description : STM32F412Rx devices vector table for MDK-ARM toolchain.
5 ;* This module performs:
6 ;* - Set the initial SP
7 ;* - Set the initial PC == Reset_Handler
8 ;* - Set the vector table entries with the exceptions ISR address
9 ;* - Branches to __main in the C library (which eventually
10 ;* calls main()).
11 ;* After Reset the CortexM4 processor is in Thread mode,
12 ;* priority is Privileged, and the Stack is set to Main.
13 ;* <<< Use Configuration Wizard in Context Menu >>>
14 ;*******************************************************************************
15 ;
16 ;* Redistribution and use in source and binary forms, with or without modification,
17 ;* are permitted provided that the following conditions are met:
18 ;* 1. Redistributions of source code must retain the above copyright notice,
19 ;* this list of conditions and the following disclaimer.
20 ;* 2. Redistributions in binary form must reproduce the above copyright notice,
21 ;* this list of conditions and the following disclaimer in the documentation
22 ;* and/or other materials provided with the distribution.
23 ;* 3. Neither the name of STMicroelectronics nor the names of its contributors
24 ;* may be used to endorse or promote products derived from this software
25 ;* without specific prior written permission.
26 ;*
27 ;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
28 ;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
29 ;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
30 ;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
31 ;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
32 ;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
33 ;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
34 ;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
35 ;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
36 ;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
37 ;
38 ;*******************************************************************************
39
40 ; Amount of memory (in bytes) allocated for Stack
41 ; Tailor this value to your application needs
42 ; <h> Stack Configuration
43 ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
44 ; </h>
45
46 Stack_Size EQU 0x00000400
47
48 AREA STACK, NOINIT, READWRITE, ALIGN=3
49 Stack_Mem SPACE Stack_Size
50 __initial_sp
51
52
53 ; <h> Heap Configuration
54 ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
55 ; </h>
56
57 Heap_Size EQU 0x00000200
58
59 AREA HEAP, NOINIT, READWRITE, ALIGN=3
60 __heap_base
61 Heap_Mem SPACE Heap_Size
62 __heap_limit
63
64 PRESERVE8
65 THUMB
66
67
68 ; Vector Table Mapped to Address 0 at Reset
69 AREA RESET, DATA, READONLY
70 EXPORT __Vectors
71 EXPORT __Vectors_End
72 EXPORT __Vectors_Size
73
74 __Vectors DCD __initial_sp ; Top of Stack
75 DCD Reset_Handler ; Reset Handler
76 DCD NMI_Handler ; NMI Handler
77 DCD HardFault_Handler ; Hard Fault Handler
78 DCD MemManage_Handler ; MPU Fault Handler
79 DCD BusFault_Handler ; Bus Fault Handler
80 DCD UsageFault_Handler ; Usage Fault Handler
81 DCD 0 ; Reserved
82 DCD 0 ; Reserved
83 DCD 0 ; Reserved
84 DCD 0 ; Reserved
85 DCD SVC_Handler ; SVCall Handler
86 DCD DebugMon_Handler ; Debug Monitor Handler
87 DCD 0 ; Reserved
88 DCD PendSV_Handler ; PendSV Handler
89 DCD SysTick_Handler ; SysTick Handler
90
91 ; External Interrupts
92 DCD WWDG_IRQHandler ; Window WatchDog
93 DCD PVD_IRQHandler ; PVD through EXTI Line detection
94 DCD TAMP_STAMP_IRQHandler ; Tamper and TimeStamps through the EXTI line
95 DCD RTC_WKUP_IRQHandler ; RTC Wakeup through the EXTI line
96 DCD FLASH_IRQHandler ; FLASH
97 DCD RCC_IRQHandler ; RCC
98 DCD EXTI0_IRQHandler ; EXTI Line0
99 DCD EXTI1_IRQHandler ; EXTI Line1
100 DCD EXTI2_IRQHandler ; EXTI Line2
101 DCD EXTI3_IRQHandler ; EXTI Line3
102 DCD EXTI4_IRQHandler ; EXTI Line4
103 DCD DMA1_Stream0_IRQHandler ; DMA1 Stream 0
104 DCD DMA1_Stream1_IRQHandler ; DMA1 Stream 1
105 DCD DMA1_Stream2_IRQHandler ; DMA1 Stream 2
106 DCD DMA1_Stream3_IRQHandler ; DMA1 Stream 3
107 DCD DMA1_Stream4_IRQHandler ; DMA1 Stream 4
108 DCD DMA1_Stream5_IRQHandler ; DMA1 Stream 5
109 DCD DMA1_Stream6_IRQHandler ; DMA1 Stream 6
110 DCD ADC_IRQHandler ; ADC1, ADC2 and ADC3s
111 DCD CAN1_TX_IRQHandler ; CAN1 TX
112 DCD CAN1_RX0_IRQHandler ; CAN1 RX0
113 DCD CAN1_RX1_IRQHandler ; CAN1 RX1
114 DCD CAN1_SCE_IRQHandler ; CAN1 SCE
115 DCD EXTI9_5_IRQHandler ; External Line[9:5]s
116 DCD TIM1_BRK_TIM9_IRQHandler ; TIM1 Break and TIM9
117 DCD TIM1_UP_TIM10_IRQHandler ; TIM1 Update and TIM10
118 DCD TIM1_TRG_COM_TIM11_IRQHandler ; TIM1 Trigger and Commutation and TIM11
119 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
120 DCD TIM2_IRQHandler ; TIM2
121 DCD TIM3_IRQHandler ; TIM3
122 DCD TIM4_IRQHandler ; TIM4
123 DCD I2C1_EV_IRQHandler ; I2C1 Event
124 DCD I2C1_ER_IRQHandler ; I2C1 Error
125 DCD I2C2_EV_IRQHandler ; I2C2 Event
126 DCD I2C2_ER_IRQHandler ; I2C2 Error
127 DCD SPI1_IRQHandler ; SPI1
128 DCD SPI2_IRQHandler ; SPI2
129 DCD USART1_IRQHandler ; USART1
130 DCD USART2_IRQHandler ; USART2
131 DCD USART3_IRQHandler ; USART3
132 DCD EXTI15_10_IRQHandler ; External Line[15:10]s
133 DCD RTC_Alarm_IRQHandler ; RTC Alarm (A and B) through EXTI Line
134 DCD OTG_FS_WKUP_IRQHandler ; USB OTG FS Wakeup through EXTI line
135 DCD TIM8_BRK_TIM12_IRQHandler ; TIM8 Break and TIM12
136 DCD TIM8_UP_TIM13_IRQHandler ; TIM8 Update and TIM13
137 DCD TIM8_TRG_COM_TIM14_IRQHandler ; TIM8 Trigger and Commutation and TIM14
138 DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
139 DCD DMA1_Stream7_IRQHandler ; DMA1 Stream7
140 DCD 0 ; Reserved
141 DCD SDIO_IRQHandler ; SDIO
142 DCD TIM5_IRQHandler ; TIM5
143 DCD SPI3_IRQHandler ; SPI3
144 DCD 0 ; Reserved
145 DCD 0 ; Reserved
146 DCD TIM6_IRQHandler ; TIM6
147 DCD TIM7_IRQHandler ; TIM7
148 DCD DMA2_Stream0_IRQHandler ; DMA2 Stream 0
149 DCD DMA2_Stream1_IRQHandler ; DMA2 Stream 1
150 DCD DMA2_Stream2_IRQHandler ; DMA2 Stream 2
151 DCD DMA2_Stream3_IRQHandler ; DMA2 Stream 3
152 DCD DMA2_Stream4_IRQHandler ; DMA2 Stream 4
153 DCD DFSDM1_FLT0_IRQHandler ; DFSDM1 Filter 0 global interrupt
154 DCD DFSDM1_FLT1_IRQHandler ; DFSDM1 Filter 1 global interrupt
155 DCD CAN2_TX_IRQHandler ; CAN2 TX
156 DCD CAN2_RX0_IRQHandler ; CAN2 RX0
157 DCD CAN2_RX1_IRQHandler ; CAN2 RX1
158 DCD CAN2_SCE_IRQHandler ; CAN2 SCE
159 DCD OTG_FS_IRQHandler ; USB OTG FS
160 DCD DMA2_Stream5_IRQHandler ; DMA2 Stream 5
161 DCD DMA2_Stream6_IRQHandler ; DMA2 Stream 6
162 DCD DMA2_Stream7_IRQHandler ; DMA2 Stream 7
163 DCD USART6_IRQHandler ; USART6
164 DCD I2C3_EV_IRQHandler ; I2C3 event
165 DCD I2C3_ER_IRQHandler ; I2C3 error
166 DCD 0 ; Reserved
167 DCD 0 ; Reserved
168 DCD 0 ; Reserved
169 DCD 0 ; Reserved
170 DCD 0 ; Reserved
171 DCD 0 ; Reserved
172 DCD RNG_IRQHandler ; RNG
173 DCD FPU_IRQHandler ; FPU
174 DCD 0 ; Reserved
175 DCD 0 ; Reserved
176 DCD SPI4_IRQHandler ; SPI4
177 DCD SPI5_IRQHandler ; SPI5
178 DCD 0 ; Reserved
179 DCD 0 ; Reserved
180 DCD 0 ; Reserved
181 DCD 0 ; Reserved
182 DCD 0 ; Reserved
183 DCD 0 ; Reserved
184 DCD QUADSPI_IRQHandler ; QuadSPI
185 DCD 0 ; Reserved
186 DCD 0 ; Reserved
187 DCD FMPI2C1_EV_IRQHandler ; FMPI2C1 Event
188 DCD FMPI2C1_ER_IRQHandler ; FMPI2C1 Error
189
190 __Vectors_End
191
192 __Vectors_Size EQU __Vectors_End - __Vectors
193
194 AREA |.text|, CODE, READONLY
195
196 ; Reset handler
197 Reset_Handler PROC
198 EXPORT Reset_Handler [WEAK]
199 IMPORT SystemInit
200 IMPORT __main
201
202 LDR R0, =SystemInit
203 BLX R0
204 LDR R0, =__main
205 BX R0
206 ENDP
207
208 ; Dummy Exception Handlers (infinite loops which can be modified)
209
210 NMI_Handler PROC
211 EXPORT NMI_Handler [WEAK]
212 B .
213 ENDP
214 HardFault_Handler\
215 PROC
216 EXPORT HardFault_Handler [WEAK]
217 B .
218 ENDP
219 MemManage_Handler\
220 PROC
221 EXPORT MemManage_Handler [WEAK]
222 B .
223 ENDP
224 BusFault_Handler\
225 PROC
226 EXPORT BusFault_Handler [WEAK]
227 B .
228 ENDP
229 UsageFault_Handler\
230 PROC
231 EXPORT UsageFault_Handler [WEAK]
232 B .
233 ENDP
234 SVC_Handler PROC
235 EXPORT SVC_Handler [WEAK]
236 B .
237 ENDP
238 DebugMon_Handler\
239 PROC
240 EXPORT DebugMon_Handler [WEAK]
241 B .
242 ENDP
243 PendSV_Handler PROC
244 EXPORT PendSV_Handler [WEAK]
245 B .
246 ENDP
247 SysTick_Handler PROC
248 EXPORT SysTick_Handler [WEAK]
249 B .
250 ENDP
251
252 Default_Handler PROC
253
254 EXPORT WWDG_IRQHandler [WEAK]
255 EXPORT PVD_IRQHandler [WEAK]
256 EXPORT TAMP_STAMP_IRQHandler [WEAK]
257 EXPORT RTC_WKUP_IRQHandler [WEAK]
258 EXPORT FLASH_IRQHandler [WEAK]
259 EXPORT RCC_IRQHandler [WEAK]
260 EXPORT EXTI0_IRQHandler [WEAK]
261 EXPORT EXTI1_IRQHandler [WEAK]
262 EXPORT EXTI2_IRQHandler [WEAK]
263 EXPORT EXTI3_IRQHandler [WEAK]
264 EXPORT EXTI4_IRQHandler [WEAK]
265 EXPORT DMA1_Stream0_IRQHandler [WEAK]
266 EXPORT DMA1_Stream1_IRQHandler [WEAK]
267 EXPORT DMA1_Stream2_IRQHandler [WEAK]
268 EXPORT DMA1_Stream3_IRQHandler [WEAK]
269 EXPORT DMA1_Stream4_IRQHandler [WEAK]
270 EXPORT DMA1_Stream5_IRQHandler [WEAK]
271 EXPORT DMA1_Stream6_IRQHandler [WEAK]
272 EXPORT ADC_IRQHandler [WEAK]
273 EXPORT CAN1_TX_IRQHandler [WEAK]
274 EXPORT CAN1_RX0_IRQHandler [WEAK]
275 EXPORT CAN1_RX1_IRQHandler [WEAK]
276 EXPORT CAN1_SCE_IRQHandler [WEAK]
277 EXPORT EXTI9_5_IRQHandler [WEAK]
278 EXPORT TIM1_BRK_TIM9_IRQHandler [WEAK]
279 EXPORT TIM1_UP_TIM10_IRQHandler [WEAK]
280 EXPORT TIM1_TRG_COM_TIM11_IRQHandler [WEAK]
281 EXPORT TIM1_CC_IRQHandler [WEAK]
282 EXPORT TIM2_IRQHandler [WEAK]
283 EXPORT TIM3_IRQHandler [WEAK]
284 EXPORT TIM4_IRQHandler [WEAK]
285 EXPORT I2C1_EV_IRQHandler [WEAK]
286 EXPORT I2C1_ER_IRQHandler [WEAK]
287 EXPORT I2C2_EV_IRQHandler [WEAK]
288 EXPORT I2C2_ER_IRQHandler [WEAK]
289 EXPORT SPI1_IRQHandler [WEAK]
290 EXPORT SPI2_IRQHandler [WEAK]
291 EXPORT USART1_IRQHandler [WEAK]
292 EXPORT USART2_IRQHandler [WEAK]
293 EXPORT USART3_IRQHandler [WEAK]
294 EXPORT EXTI15_10_IRQHandler [WEAK]
295 EXPORT RTC_Alarm_IRQHandler [WEAK]
296 EXPORT OTG_FS_WKUP_IRQHandler [WEAK]
297 EXPORT OTG_FS_IRQHandler [WEAK]
298 EXPORT TIM8_BRK_TIM12_IRQHandler [WEAK]
299 EXPORT TIM8_UP_TIM13_IRQHandler [WEAK]
300 EXPORT TIM8_TRG_COM_TIM14_IRQHandler [WEAK]
301 EXPORT TIM8_CC_IRQHandler [WEAK]
302 EXPORT DMA1_Stream7_IRQHandler [WEAK]
303 EXPORT SDIO_IRQHandler [WEAK]
304 EXPORT TIM5_IRQHandler [WEAK]
305 EXPORT SPI3_IRQHandler [WEAK]
306 EXPORT TIM6_IRQHandler [WEAK]
307 EXPORT TIM7_IRQHandler [WEAK]
308 EXPORT DMA2_Stream0_IRQHandler [WEAK]
309 EXPORT DMA2_Stream1_IRQHandler [WEAK]
310 EXPORT DMA2_Stream2_IRQHandler [WEAK]
311 EXPORT DMA2_Stream3_IRQHandler [WEAK]
312 EXPORT DMA2_Stream4_IRQHandler [WEAK]
313 EXPORT DMA2_Stream4_IRQHandler [WEAK]
314 EXPORT DFSDM1_FLT0_IRQHandler [WEAK]
315 EXPORT DFSDM1_FLT1_IRQHandler [WEAK]
316 EXPORT CAN2_TX_IRQHandler [WEAK]
317 EXPORT CAN2_RX0_IRQHandler [WEAK]
318 EXPORT CAN2_RX1_IRQHandler [WEAK]
319 EXPORT CAN2_SCE_IRQHandler [WEAK]
320 EXPORT DMA2_Stream5_IRQHandler [WEAK]
321 EXPORT DMA2_Stream6_IRQHandler [WEAK]
322 EXPORT DMA2_Stream7_IRQHandler [WEAK]
323 EXPORT USART6_IRQHandler [WEAK]
324 EXPORT I2C3_EV_IRQHandler [WEAK]
325 EXPORT I2C3_ER_IRQHandler [WEAK]
326 EXPORT RNG_IRQHandler [WEAK]
327 EXPORT FPU_IRQHandler [WEAK]
328 EXPORT SPI4_IRQHandler [WEAK]
329 EXPORT SPI5_IRQHandler [WEAK]
330 EXPORT QUADSPI_IRQHandler [WEAK]
331 EXPORT FMPI2C1_EV_IRQHandler [WEAK]
332 EXPORT FMPI2C1_ER_IRQHandler [WEAK]
333
334 WWDG_IRQHandler
335 PVD_IRQHandler
336 TAMP_STAMP_IRQHandler
337 RTC_WKUP_IRQHandler
338 FLASH_IRQHandler
339 RCC_IRQHandler
340 EXTI0_IRQHandler
341 EXTI1_IRQHandler
342 EXTI2_IRQHandler
343 EXTI3_IRQHandler
344 EXTI4_IRQHandler
345 DMA1_Stream0_IRQHandler
346 DMA1_Stream1_IRQHandler
347 DMA1_Stream2_IRQHandler
348 DMA1_Stream3_IRQHandler
349 DMA1_Stream4_IRQHandler
350 DMA1_Stream5_IRQHandler
351 DMA1_Stream6_IRQHandler
352 ADC_IRQHandler
353 CAN1_TX_IRQHandler
354 CAN1_RX0_IRQHandler
355 CAN1_RX1_IRQHandler
356 CAN1_SCE_IRQHandler
357 EXTI9_5_IRQHandler
358 TIM1_BRK_TIM9_IRQHandler
359 TIM1_UP_TIM10_IRQHandler
360 TIM1_TRG_COM_TIM11_IRQHandler
361 TIM1_CC_IRQHandler
362 TIM2_IRQHandler
363 TIM3_IRQHandler
364 TIM4_IRQHandler
365 I2C1_EV_IRQHandler
366 I2C1_ER_IRQHandler
367 I2C2_EV_IRQHandler
368 I2C2_ER_IRQHandler
369 SPI1_IRQHandler
370 SPI2_IRQHandler
371 USART1_IRQHandler
372 USART2_IRQHandler
373 USART3_IRQHandler
374 EXTI15_10_IRQHandler
375 RTC_Alarm_IRQHandler
376 OTG_FS_WKUP_IRQHandler
377 TIM8_BRK_TIM12_IRQHandler
378 TIM8_UP_TIM13_IRQHandler
379 TIM8_TRG_COM_TIM14_IRQHandler
380 TIM8_CC_IRQHandler
381 DMA1_Stream7_IRQHandler
382 SDIO_IRQHandler
383 TIM5_IRQHandler
384 SPI3_IRQHandler
385 TIM6_IRQHandler
386 TIM7_IRQHandler
387 DMA2_Stream0_IRQHandler
388 DMA2_Stream1_IRQHandler
389 DMA2_Stream2_IRQHandler
390 DMA2_Stream3_IRQHandler
391 DMA2_Stream4_IRQHandler
392 DFSDM1_FLT0_IRQHandler
393 DFSDM1_FLT1_IRQHandler
394 CAN2_TX_IRQHandler
395 CAN2_RX0_IRQHandler
396 CAN2_RX1_IRQHandler
397 CAN2_SCE_IRQHandler
398 OTG_FS_IRQHandler
399 DMA2_Stream5_IRQHandler
400 DMA2_Stream6_IRQHandler
401 DMA2_Stream7_IRQHandler
402 USART6_IRQHandler
403 I2C3_EV_IRQHandler
404 I2C3_ER_IRQHandler
405 RNG_IRQHandler
406 FPU_IRQHandler
407 SPI4_IRQHandler
408 SPI5_IRQHandler
409 QUADSPI_IRQHandler
410 FMPI2C1_EV_IRQHandler
411 FMPI2C1_ER_IRQHandler
412
413 B .
414
415 ENDP
416
417 ALIGN
418
419 ;*******************************************************************************
420 ; User Stack and Heap initialization
421 ;*******************************************************************************
422 IF :DEF:__MICROLIB
423
424 EXPORT __initial_sp
425 EXPORT __heap_base
426 EXPORT __heap_limit
427
428 ELSE
429
430 IMPORT __use_two_region_memory
431 EXPORT __user_initial_stackheap
432
433 __user_initial_stackheap
434
435 LDR R0, = Heap_Mem
436 LDR R1, =(Stack_Mem + Stack_Size)
437 LDR R2, = (Heap_Mem + Heap_Size)
438 LDR R3, = Stack_Mem
439 BX LR
440
441 ALIGN
442
443 ENDIF
444
445 END
446
447 ;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****