Mercurial > public > ostc4

comparison Common/Drivers/STM32F4xx/Include/stm32f412vx.h @ 160:e3ca52b8e7fa

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
Merge with FlipDisplay
author heinrichsweikamp
date Thu, 07 Mar 2019 15:06:43 +0100
parents c78bcbd5deda
children
comparison
equal deleted inserted replaced
80:cc2bb7bb8456 160:e3ca52b8e7fa
1 /**
2 ******************************************************************************
3 * @file stm32f412vx.h
4 * @author MCD Application Team
5 * @brief CMSIS STM32F412Vx Device Peripheral Access Layer Header File.
6 *
7 * This file contains:
8 * - Data structures and the address mapping for all peripherals
9 * - peripherals registers declarations and bits definition
10 * - Macros to access peripheral’s registers hardware
11 *
12 ******************************************************************************
13 * @attention
14 *
15 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
16 *
17 * Redistribution and use in source and binary forms, with or without modification,
18 * are permitted provided that the following conditions are met:
19 * 1. Redistributions of source code must retain the above copyright notice,
20 * this list of conditions and the following disclaimer.
21 * 2. Redistributions in binary form must reproduce the above copyright notice,
22 * this list of conditions and the following disclaimer in the documentation
23 * and/or other materials provided with the distribution.
24 * 3. Neither the name of STMicroelectronics nor the names of its contributors
25 * may be used to endorse or promote products derived from this software
26 * without specific prior written permission.
27 *
28 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
29 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
30 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
31 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
32 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
33 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
34 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
35 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
36 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
37 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
38 *
39 ******************************************************************************
40 */
41
42 /** @addtogroup CMSIS_Device
43 * @{
44 */
45
46 /** @addtogroup stm32f412vx
47 * @{
48 */
49
50 #ifndef __STM32F412Vx_H
51 #define __STM32F412Vx_H
52
53 #ifdef __cplusplus
54 extern "C" {
55 #endif /* __cplusplus */
56
57 /** @addtogroup Configuration_section_for_CMSIS
58 * @{
59 */
60
61 /**
62 * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
63 */
64 #define __CM4_REV 0x0001U /*!< Core revision r0p1 */
65 #define __MPU_PRESENT 1U /*!< STM32F4XX provides an MPU */
66 #define __NVIC_PRIO_BITS 4U /*!< STM32F4XX uses 4 Bits for the Priority Levels */
67 #define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */
68 #define __FPU_PRESENT 1U /*!< FPU present */
69
70 /**
71 * @}
72 */
73
74 /** @addtogroup Peripheral_interrupt_number_definition
75 * @{
76 */
77
78 /**
79 * @brief STM32F4XX Interrupt Number Definition, according to the selected device
80 * in @ref Library_configuration_section
81 */
82 typedef enum
83 {
84 /****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/
85 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
86 MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
87 BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
88 UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
89 SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
90 DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
91 PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
92 SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
93 /****** STM32 specific Interrupt Numbers **********************************************************************/
94 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
95 PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
96 TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */
97 RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */
98 FLASH_IRQn = 4, /*!< FLASH global Interrupt */
99 RCC_IRQn = 5, /*!< RCC global Interrupt */
100 EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
101 EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
102 EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
103 EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
104 EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
105 DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */
106 DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */
107 DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */
108 DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */
109 DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */
110 DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */
111 DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */
112 ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */
113 CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */
114 CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */
115 CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
116 CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
117 EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
118 TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */
119 TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */
120 TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
121 TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
122 TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
123 TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
124 TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
125 I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
126 I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
127 I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
128 I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
129 SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
130 SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
131 USART1_IRQn = 37, /*!< USART1 global Interrupt */
132 USART2_IRQn = 38, /*!< USART2 global Interrupt */
133 USART3_IRQn = 39, /*!< USART3 global Interrupt */
134 EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
135 RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
136 OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */
137 TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */
138 TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */
139 TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
140 TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare global interrupt */
141 DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */
142 SDIO_IRQn = 49, /*!< SDIO global Interrupt */
143 TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
144 SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
145 TIM6_IRQn = 54, /*!< TIM6 global interrupt */
146 TIM7_IRQn = 55, /*!< TIM7 global interrupt */
147 DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */
148 DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */
149 DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */
150 DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */
151 DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */
152 DFSDM1_FLT0_IRQn = 61, /*!< DFSDM1 Filter 0 global Interrupt */
153 DFSDM1_FLT1_IRQn = 62, /*!< DFSDM1 Filter 1 global Interrupt */
154 CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */
155 CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */
156 CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */
157 CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */
158 OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */
159 DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */
160 DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */
161 DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */
162 USART6_IRQn = 71, /*!< USART6 global interrupt */
163 I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */
164 I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */
165 RNG_IRQn = 80, /*!< RNG global Interrupt */
166 FPU_IRQn = 81, /*!< FPU global interrupt */
167 SPI4_IRQn = 84, /*!< SPI4 global Interrupt */
168 SPI5_IRQn = 85, /*!< SPI5 global Interrupt */
169 QUADSPI_IRQn = 92, /*!< QuadSPI global Interrupt */
170 FMPI2C1_EV_IRQn = 95, /*!< FMPI2C1 Event Interrupt */
171 FMPI2C1_ER_IRQn = 96 /*!< FMPI2C1 Error Interrupt */
172 } IRQn_Type;
173
174 /**
175 * @}
176 */
177
178 #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
179 #include "system_stm32f4xx.h"
180 #include <stdint.h>
181
182 /** @addtogroup Peripheral_registers_structures
183 * @{
184 */
185
186 /**
187 * @brief Analog to Digital Converter
188 */
189
190 typedef struct
191 {
192 __IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */
193 __IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */
194 __IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */
195 __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */
196 __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */
197 __IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
198 __IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
199 __IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
200 __IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
201 __IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */
202 __IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */
203 __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */
204 __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */
205 __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */
206 __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/
207 __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */
208 __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */
209 __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */
210 __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */
211 __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */
212 } ADC_TypeDef;
213
214 typedef struct
215 {
216 __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */
217 __IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */
218 __IO uint32_t CDR; /*!< ADC common regular data register for dual
219 AND triple modes, Address offset: ADC1 base address + 0x308 */
220 } ADC_Common_TypeDef;
221
222
223 /**
224 * @brief Controller Area Network TxMailBox
225 */
226
227 typedef struct
228 {
229 __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */
230 __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
231 __IO uint32_t TDLR; /*!< CAN mailbox data low register */
232 __IO uint32_t TDHR; /*!< CAN mailbox data high register */
233 } CAN_TxMailBox_TypeDef;
234
235 /**
236 * @brief Controller Area Network FIFOMailBox
237 */
238
239 typedef struct
240 {
241 __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */
242 __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
243 __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
244 __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
245 } CAN_FIFOMailBox_TypeDef;
246
247 /**
248 * @brief Controller Area Network FilterRegister
249 */
250
251 typedef struct
252 {
253 __IO uint32_t FR1; /*!< CAN Filter bank register 1 */
254 __IO uint32_t FR2; /*!< CAN Filter bank register 1 */
255 } CAN_FilterRegister_TypeDef;
256
257 /**
258 * @brief Controller Area Network
259 */
260
261 typedef struct
262 {
263 __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */
264 __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */
265 __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */
266 __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
267 __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
268 __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */
269 __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */
270 __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */
271 uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */
272 CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
273 CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
274 uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */
275 __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */
276 __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */
277 uint32_t RESERVED2; /*!< Reserved, 0x208 */
278 __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */
279 uint32_t RESERVED3; /*!< Reserved, 0x210 */
280 __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
281 uint32_t RESERVED4; /*!< Reserved, 0x218 */
282 __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */
283 uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */
284 CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
285 } CAN_TypeDef;
286
287 /**
288 * @brief CRC calculation unit
289 */
290
291 typedef struct
292 {
293 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
294 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
295 uint8_t RESERVED0; /*!< Reserved, 0x05 */
296 uint16_t RESERVED1; /*!< Reserved, 0x06 */
297 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
298 } CRC_TypeDef;
299
300 /**
301 * @brief DFSDM module registers
302 */
303 typedef struct
304 {
305 __IO uint32_t FLTCR1; /*!< DFSDM control register1, Address offset: 0x100 */
306 __IO uint32_t FLTCR2; /*!< DFSDM control register2, Address offset: 0x104 */
307 __IO uint32_t FLTISR; /*!< DFSDM interrupt and status register, Address offset: 0x108 */
308 __IO uint32_t FLTICR; /*!< DFSDM interrupt flag clear register, Address offset: 0x10C */
309 __IO uint32_t FLTJCHGR; /*!< DFSDM injected channel group selection register, Address offset: 0x110 */
310 __IO uint32_t FLTFCR; /*!< DFSDM filter control register, Address offset: 0x114 */
311 __IO uint32_t FLTJDATAR; /*!< DFSDM data register for injected group, Address offset: 0x118 */
312 __IO uint32_t FLTRDATAR; /*!< DFSDM data register for regular group, Address offset: 0x11C */
313 __IO uint32_t FLTAWHTR; /*!< DFSDM analog watchdog high threshold register, Address offset: 0x120 */
314 __IO uint32_t FLTAWLTR; /*!< DFSDM analog watchdog low threshold register, Address offset: 0x124 */
315 __IO uint32_t FLTAWSR; /*!< DFSDM analog watchdog status register Address offset: 0x128 */
316 __IO uint32_t FLTAWCFR; /*!< DFSDM analog watchdog clear flag register Address offset: 0x12C */
317 __IO uint32_t FLTEXMAX; /*!< DFSDM extreme detector maximum register, Address offset: 0x130 */
318 __IO uint32_t FLTEXMIN; /*!< DFSDM extreme detector minimum register Address offset: 0x134 */
319 __IO uint32_t FLTCNVTIMR; /*!< DFSDM conversion timer, Address offset: 0x138 */
320 } DFSDM_Filter_TypeDef;
321
322 /**
323 * @brief DFSDM channel configuration registers
324 */
325 typedef struct
326 {
327 __IO uint32_t CHCFGR1; /*!< DFSDM channel configuration register1, Address offset: 0x00 */
328 __IO uint32_t CHCFGR2; /*!< DFSDM channel configuration register2, Address offset: 0x04 */
329 __IO uint32_t CHAWSCDR; /*!< DFSDM channel analog watchdog and
330 short circuit detector register, Address offset: 0x08 */
331 __IO uint32_t CHWDATAR; /*!< DFSDM channel watchdog filter data register, Address offset: 0x0C */
332 __IO uint32_t CHDATINR; /*!< DFSDM channel data input register, Address offset: 0x10 */
333 } DFSDM_Channel_TypeDef;
334
335 /**
336 * @brief Debug MCU
337 */
338
339 typedef struct
340 {
341 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
342 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
343 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
344 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
345 }DBGMCU_TypeDef;
346
347
348 /**
349 * @brief DMA Controller
350 */
351
352 typedef struct
353 {
354 __IO uint32_t CR; /*!< DMA stream x configuration register */
355 __IO uint32_t NDTR; /*!< DMA stream x number of data register */
356 __IO uint32_t PAR; /*!< DMA stream x peripheral address register */
357 __IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */
358 __IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */
359 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */
360 } DMA_Stream_TypeDef;
361
362 typedef struct
363 {
364 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */
365 __IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */
366 __IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */
367 __IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
368 } DMA_TypeDef;
369
370 /**
371 * @brief External Interrupt/Event Controller
372 */
373
374 typedef struct
375 {
376 __IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */
377 __IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */
378 __IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */
379 __IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
380 __IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */
381 __IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */
382 } EXTI_TypeDef;
383
384 /**
385 * @brief FLASH Registers
386 */
387
388 typedef struct
389 {
390 __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
391 __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */
392 __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */
393 __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */
394 __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */
395 __IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */
396 __IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */
397 } FLASH_TypeDef;
398
399
400
401 /**
402 * @brief Flexible Static Memory Controller
403 */
404
405 typedef struct
406 {
407 __IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */
408 } FSMC_Bank1_TypeDef;
409
410 /**
411 * @brief Flexible Static Memory Controller Bank1E
412 */
413
414 typedef struct
415 {
416 __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
417 } FSMC_Bank1E_TypeDef;
418 /**
419 * @brief General Purpose I/O
420 */
421
422 typedef struct
423 {
424 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
425 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
426 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
427 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
428 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
429 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
430 __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */
431 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
432 __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
433 } GPIO_TypeDef;
434
435 /**
436 * @brief System configuration controller
437 */
438
439 typedef struct
440 {
441 __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */
442 __IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */
443 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
444 uint32_t RESERVED; /*!< Reserved, 0x18 */
445 __IO uint32_t CFGR2; /*!< SYSCFG Configuration register2, Address offset: 0x1C */
446 __IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */
447 __IO uint32_t CFGR; /*!< SYSCFG Configuration register, Address offset: 0x24 */
448 } SYSCFG_TypeDef;
449
450 /**
451 * @brief Inter-integrated Circuit Interface
452 */
453
454 typedef struct
455 {
456 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
457 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
458 __IO uint32_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */
459 __IO uint32_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */
460 __IO uint32_t DR; /*!< I2C Data register, Address offset: 0x10 */
461 __IO uint32_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */
462 __IO uint32_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */
463 __IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */
464 __IO uint32_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */
465 __IO uint32_t FLTR; /*!< I2C FLTR register, Address offset: 0x24 */
466 } I2C_TypeDef;
467
468 /**
469 * @brief Inter-integrated Circuit Interface
470 */
471
472 typedef struct
473 {
474 __IO uint32_t CR1; /*!< FMPI2C Control register 1, Address offset: 0x00 */
475 __IO uint32_t CR2; /*!< FMPI2C Control register 2, Address offset: 0x04 */
476 __IO uint32_t OAR1; /*!< FMPI2C Own address 1 register, Address offset: 0x08 */
477 __IO uint32_t OAR2; /*!< FMPI2C Own address 2 register, Address offset: 0x0C */
478 __IO uint32_t TIMINGR; /*!< FMPI2C Timing register, Address offset: 0x10 */
479 __IO uint32_t TIMEOUTR; /*!< FMPI2C Timeout register, Address offset: 0x14 */
480 __IO uint32_t ISR; /*!< FMPI2C Interrupt and status register, Address offset: 0x18 */
481 __IO uint32_t ICR; /*!< FMPI2C Interrupt clear register, Address offset: 0x1C */
482 __IO uint32_t PECR; /*!< FMPI2C PEC register, Address offset: 0x20 */
483 __IO uint32_t RXDR; /*!< FMPI2C Receive data register, Address offset: 0x24 */
484 __IO uint32_t TXDR; /*!< FMPI2C Transmit data register, Address offset: 0x28 */
485 } FMPI2C_TypeDef;
486
487 /**
488 * @brief Independent WATCHDOG
489 */
490
491 typedef struct
492 {
493 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
494 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
495 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
496 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
497 } IWDG_TypeDef;
498
499
500 /**
501 * @brief Power Control
502 */
503
504 typedef struct
505 {
506 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
507 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
508 } PWR_TypeDef;
509
510 /**
511 * @brief Reset and Clock Control
512 */
513
514 typedef struct
515 {
516 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
517 __IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */
518 __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */
519 __IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */
520 __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */
521 __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */
522 __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */
523 uint32_t RESERVED0; /*!< Reserved, 0x1C */
524 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */
525 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */
526 uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */
527 __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */
528 __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */
529 __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */
530 uint32_t RESERVED2; /*!< Reserved, 0x3C */
531 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */
532 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */
533 uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */
534 __IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
535 __IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
536 __IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
537 uint32_t RESERVED4; /*!< Reserved, 0x5C */
538 __IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
539 __IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
540 uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */
541 __IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */
542 __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */
543 uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */
544 __IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */
545 __IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */
546 uint32_t RESERVED7; /*!< Reserved, 0x88 */
547 __IO uint32_t DCKCFGR; /*!< RCC Dedicated Clocks configuration register, Address offset: 0x8C */
548 __IO uint32_t CKGATENR; /*!< RCC Clocks Gated ENable Register, Address offset: 0x90 */
549 __IO uint32_t DCKCFGR2; /*!< RCC Dedicated Clocks configuration register 2, Address offset: 0x94 */
550 } RCC_TypeDef;
551
552 /**
553 * @brief Real-Time Clock
554 */
555
556 typedef struct
557 {
558 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
559 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
560 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
561 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
562 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
563 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
564 __IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */
565 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
566 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
567 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
568 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
569 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
570 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
571 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
572 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
573 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
574 __IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
575 __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */
576 __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */
577 uint32_t RESERVED7; /*!< Reserved, 0x4C */
578 __IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */
579 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
580 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
581 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
582 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
583 __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
584 __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
585 __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
586 __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
587 __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
588 __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
589 __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
590 __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
591 __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
592 __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
593 __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
594 __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */
595 __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */
596 __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */
597 __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */
598 } RTC_TypeDef;
599
600 /**
601 * @brief SD host Interface
602 */
603
604 typedef struct
605 {
606 __IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */
607 __IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */
608 __IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */
609 __IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */
610 __IO const uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */
611 __IO const uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */
612 __IO const uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */
613 __IO const uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */
614 __IO const uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */
615 __IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */
616 __IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */
617 __IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */
618 __IO const uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */
619 __IO const uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */
620 __IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */
621 __IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */
622 uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */
623 __IO const uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */
624 uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */
625 __IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */
626 } SDIO_TypeDef;
627
628 /**
629 * @brief Serial Peripheral Interface
630 */
631
632 typedef struct
633 {
634 __IO uint32_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */
635 __IO uint32_t CR2; /*!< SPI control register 2, Address offset: 0x04 */
636 __IO uint32_t SR; /*!< SPI status register, Address offset: 0x08 */
637 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
638 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
639 __IO uint32_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */
640 __IO uint32_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */
641 __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
642 __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
643 } SPI_TypeDef;
644
645 /**
646 * @brief QUAD Serial Peripheral Interface
647 */
648
649 typedef struct
650 {
651 __IO uint32_t CR; /*!< QUADSPI Control register, Address offset: 0x00 */
652 __IO uint32_t DCR; /*!< QUADSPI Device Configuration register, Address offset: 0x04 */
653 __IO uint32_t SR; /*!< QUADSPI Status register, Address offset: 0x08 */
654 __IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0x0C */
655 __IO uint32_t DLR; /*!< QUADSPI Data Length register, Address offset: 0x10 */
656 __IO uint32_t CCR; /*!< QUADSPI Communication Configuration register, Address offset: 0x14 */
657 __IO uint32_t AR; /*!< QUADSPI Address register, Address offset: 0x18 */
658 __IO uint32_t ABR; /*!< QUADSPI Alternate Bytes register, Address offset: 0x1C */
659 __IO uint32_t DR; /*!< QUADSPI Data register, Address offset: 0x20 */
660 __IO uint32_t PSMKR; /*!< QUADSPI Polling Status Mask register, Address offset: 0x24 */
661 __IO uint32_t PSMAR; /*!< QUADSPI Polling Status Match register, Address offset: 0x28 */
662 __IO uint32_t PIR; /*!< QUADSPI Polling Interval register, Address offset: 0x2C */
663 __IO uint32_t LPTR; /*!< QUADSPI Low Power Timeout register, Address offset: 0x30 */
664 } QUADSPI_TypeDef;
665
666 /**
667 * @brief TIM
668 */
669
670 typedef struct
671 {
672 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
673 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
674 __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
675 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
676 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
677 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
678 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
679 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
680 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
681 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
682 __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
683 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
684 __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
685 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
686 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
687 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
688 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
689 __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
690 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
691 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
692 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
693 } TIM_TypeDef;
694
695 /**
696 * @brief Universal Synchronous Asynchronous Receiver Transmitter
697 */
698
699 typedef struct
700 {
701 __IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */
702 __IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */
703 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */
704 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */
705 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */
706 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */
707 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
708 } USART_TypeDef;
709
710 /**
711 * @brief Window WATCHDOG
712 */
713
714 typedef struct
715 {
716 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
717 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
718 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
719 } WWDG_TypeDef;
720
721 /**
722 * @brief RNG
723 */
724
725 typedef struct
726 {
727 __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */
728 __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */
729 __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */
730 } RNG_TypeDef;
731
732 /**
733 * @brief USB_OTG_Core_Registers
734 */
735 typedef struct
736 {
737 __IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register 000h */
738 __IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register 004h */
739 __IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register 008h */
740 __IO uint32_t GUSBCFG; /*!< Core USB Configuration Register 00Ch */
741 __IO uint32_t GRSTCTL; /*!< Core Reset Register 010h */
742 __IO uint32_t GINTSTS; /*!< Core Interrupt Register 014h */
743 __IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register 018h */
744 __IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register 01Ch */
745 __IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register 020h */
746 __IO uint32_t GRXFSIZ; /*!< Receive FIFO Size Register 024h */
747 __IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register 028h */
748 __IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg 02Ch */
749 uint32_t Reserved30[2]; /*!< Reserved 030h */
750 __IO uint32_t GCCFG; /*!< General Purpose IO Register 038h */
751 __IO uint32_t CID; /*!< User ID Register 03Ch */
752 uint32_t Reserved5[3]; /*!< Reserved 040h-048h */
753 __IO uint32_t GHWCFG3; /*!< User HW config3 04Ch */
754 uint32_t Reserved6; /*!< Reserved 050h */
755 __IO uint32_t GLPMCFG; /*!< LPM Register 054h */
756 uint32_t Reserved; /*!< Reserved 058h */
757 __IO uint32_t GDFIFOCFG; /*!< DFIFO Software Config Register 05Ch */
758 uint32_t Reserved43[40]; /*!< Reserved 058h-0FFh */
759 __IO uint32_t HPTXFSIZ; /*!< Host Periodic Tx FIFO Size Reg 100h */
760 __IO uint32_t DIEPTXF[0x0F]; /*!< dev Periodic Transmit FIFO */
761 } USB_OTG_GlobalTypeDef;
762
763 /**
764 * @brief USB_OTG_device_Registers
765 */
766 typedef struct
767 {
768 __IO uint32_t DCFG; /*!< dev Configuration Register 800h */
769 __IO uint32_t DCTL; /*!< dev Control Register 804h */
770 __IO uint32_t DSTS; /*!< dev Status Register (RO) 808h */
771 uint32_t Reserved0C; /*!< Reserved 80Ch */
772 __IO uint32_t DIEPMSK; /*!< dev IN Endpoint Mask 810h */
773 __IO uint32_t DOEPMSK; /*!< dev OUT Endpoint Mask 814h */
774 __IO uint32_t DAINT; /*!< dev All Endpoints Itr Reg 818h */
775 __IO uint32_t DAINTMSK; /*!< dev All Endpoints Itr Mask 81Ch */
776 uint32_t Reserved20; /*!< Reserved 820h */
777 uint32_t Reserved9; /*!< Reserved 824h */
778 __IO uint32_t DVBUSDIS; /*!< dev VBUS discharge Register 828h */
779 __IO uint32_t DVBUSPULSE; /*!< dev VBUS Pulse Register 82Ch */
780 __IO uint32_t DTHRCTL; /*!< dev threshold 830h */
781 __IO uint32_t DIEPEMPMSK; /*!< dev empty msk 834h */
782 __IO uint32_t DEACHINT; /*!< dedicated EP interrupt 838h */
783 __IO uint32_t DEACHMSK; /*!< dedicated EP msk 83Ch */
784 uint32_t Reserved40; /*!< dedicated EP mask 840h */
785 __IO uint32_t DINEP1MSK; /*!< dedicated EP mask 844h */
786 uint32_t Reserved44[15]; /*!< Reserved 844-87Ch */
787 __IO uint32_t DOUTEP1MSK; /*!< dedicated EP msk 884h */
788 } USB_OTG_DeviceTypeDef;
789
790 /**
791 * @brief USB_OTG_IN_Endpoint-Specific_Register
792 */
793 typedef struct
794 {
795 __IO uint32_t DIEPCTL; /*!< dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h */
796 uint32_t Reserved04; /*!< Reserved 900h + (ep_num * 20h) + 04h */
797 __IO uint32_t DIEPINT; /*!< dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h */
798 uint32_t Reserved0C; /*!< Reserved 900h + (ep_num * 20h) + 0Ch */
799 __IO uint32_t DIEPTSIZ; /*!< IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h */
800 __IO uint32_t DIEPDMA; /*!< IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h */
801 __IO uint32_t DTXFSTS; /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */
802 uint32_t Reserved18; /*!< Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */
803 } USB_OTG_INEndpointTypeDef;
804
805 /**
806 * @brief USB_OTG_OUT_Endpoint-Specific_Registers
807 */
808 typedef struct
809 {
810 __IO uint32_t DOEPCTL; /*!< dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h */
811 uint32_t Reserved04; /*!< Reserved B00h + (ep_num * 20h) + 04h */
812 __IO uint32_t DOEPINT; /*!< dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h */
813 uint32_t Reserved0C; /*!< Reserved B00h + (ep_num * 20h) + 0Ch */
814 __IO uint32_t DOEPTSIZ; /*!< dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h */
815 __IO uint32_t DOEPDMA; /*!< dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h */
816 uint32_t Reserved18[2]; /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */
817 } USB_OTG_OUTEndpointTypeDef;
818
819 /**
820 * @brief USB_OTG_Host_Mode_Register_Structures
821 */
822 typedef struct
823 {
824 __IO uint32_t HCFG; /*!< Host Configuration Register 400h */
825 __IO uint32_t HFIR; /*!< Host Frame Interval Register 404h */
826 __IO uint32_t HFNUM; /*!< Host Frame Nbr/Frame Remaining 408h */
827 uint32_t Reserved40C; /*!< Reserved 40Ch */
828 __IO uint32_t HPTXSTS; /*!< Host Periodic Tx FIFO/ Queue Status 410h */
829 __IO uint32_t HAINT; /*!< Host All Channels Interrupt Register 414h */
830 __IO uint32_t HAINTMSK; /*!< Host All Channels Interrupt Mask 418h */
831 } USB_OTG_HostTypeDef;
832
833 /**
834 * @brief USB_OTG_Host_Channel_Specific_Registers
835 */
836 typedef struct
837 {
838 __IO uint32_t HCCHAR; /*!< Host Channel Characteristics Register 500h */
839 __IO uint32_t HCSPLT; /*!< Host Channel Split Control Register 504h */
840 __IO uint32_t HCINT; /*!< Host Channel Interrupt Register 508h */
841 __IO uint32_t HCINTMSK; /*!< Host Channel Interrupt Mask Register 50Ch */
842 __IO uint32_t HCTSIZ; /*!< Host Channel Transfer Size Register 510h */
843 __IO uint32_t HCDMA; /*!< Host Channel DMA Address Register 514h */
844 uint32_t Reserved[2]; /*!< Reserved */
845 } USB_OTG_HostChannelTypeDef;
846
847 /**
848 * @}
849 */
850
851 /** @addtogroup Peripheral_memory_map
852 * @{
853 */
854 #define FLASH_BASE 0x08000000U /*!< FLASH(up to 1 MB) base address in the alias region */
855 #define SRAM1_BASE 0x20000000U /*!< SRAM1(256 KB) base address in the alias region */
856 #define PERIPH_BASE 0x40000000U /*!< Peripheral base address in the alias region */
857 #define FSMC_R_BASE 0xA0000000U /*!< FSMC registers base address */
858 #define QSPI_R_BASE 0xA0001000U /*!< QuadSPI registers base address */
859 #define SRAM1_BB_BASE 0x22000000U /*!< SRAM1(256 KB) base address in the bit-band region */
860 #define PERIPH_BB_BASE 0x42000000U /*!< Peripheral base address in the bit-band region */
861 #define FLASH_END 0x080FFFFFU /*!< FLASH end address */
862 #define FLASH_OTP_BASE 0x1FFF7800U /*!< Base address of : (up to 528 Bytes) embedded FLASH OTP Area */
863 #define FLASH_OTP_END 0x1FFF7A0FU /*!< End address of : (up to 528 Bytes) embedded FLASH OTP Area */
864
865 /* Legacy defines */
866 #define SRAM_BASE SRAM1_BASE
867 #define SRAM_BB_BASE SRAM1_BB_BASE
868
869 /*!< Peripheral memory map */
870 #define APB1PERIPH_BASE PERIPH_BASE
871 #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000U)
872 #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000U)
873 #define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000U)
874
875 /*!< APB1 peripherals */
876 #define TIM2_BASE (APB1PERIPH_BASE + 0x0000U)
877 #define TIM3_BASE (APB1PERIPH_BASE + 0x0400U)
878 #define TIM4_BASE (APB1PERIPH_BASE + 0x0800U)
879 #define TIM5_BASE (APB1PERIPH_BASE + 0x0C00U)
880 #define TIM6_BASE (APB1PERIPH_BASE + 0x1000U)
881 #define TIM7_BASE (APB1PERIPH_BASE + 0x1400U)
882 #define TIM12_BASE (APB1PERIPH_BASE + 0x1800U)
883 #define TIM13_BASE (APB1PERIPH_BASE + 0x1C00U)
884 #define TIM14_BASE (APB1PERIPH_BASE + 0x2000U)
885 #define RTC_BASE (APB1PERIPH_BASE + 0x2800U)
886 #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00U)
887 #define IWDG_BASE (APB1PERIPH_BASE + 0x3000U)
888 #define I2S2ext_BASE (APB1PERIPH_BASE + 0x3400U)
889 #define SPI2_BASE (APB1PERIPH_BASE + 0x3800U)
890 #define SPI3_BASE (APB1PERIPH_BASE + 0x3C00U)
891 #define I2S3ext_BASE (APB1PERIPH_BASE + 0x4000U)
892 #define USART2_BASE (APB1PERIPH_BASE + 0x4400U)
893 #define USART3_BASE (APB1PERIPH_BASE + 0x4800U)
894 #define I2C1_BASE (APB1PERIPH_BASE + 0x5400U)
895 #define I2C2_BASE (APB1PERIPH_BASE + 0x5800U)
896 #define I2C3_BASE (APB1PERIPH_BASE + 0x5C00U)
897 #define FMPI2C1_BASE (APB1PERIPH_BASE + 0x6000U)
898 #define CAN1_BASE (APB1PERIPH_BASE + 0x6400U)
899 #define CAN2_BASE (APB1PERIPH_BASE + 0x6800U)
900 #define PWR_BASE (APB1PERIPH_BASE + 0x7000U)
901
902 /*!< APB2 peripherals */
903 #define TIM1_BASE (APB2PERIPH_BASE + 0x0000U)
904 #define TIM8_BASE (APB2PERIPH_BASE + 0x0400U)
905 #define USART1_BASE (APB2PERIPH_BASE + 0x1000U)
906 #define USART6_BASE (APB2PERIPH_BASE + 0x1400U)
907 #define ADC1_BASE (APB2PERIPH_BASE + 0x2000U)
908 #define ADC1_COMMON_BASE (APB2PERIPH_BASE + 0x2300U)
909 /* Legacy define */
910 #define ADC_BASE ADC1_COMMON_BASE
911 #define SDIO_BASE (APB2PERIPH_BASE + 0x2C00U)
912 #define SPI1_BASE (APB2PERIPH_BASE + 0x3000U)
913 #define SPI4_BASE (APB2PERIPH_BASE + 0x3400U)
914 #define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800U)
915 #define EXTI_BASE (APB2PERIPH_BASE + 0x3C00U)
916 #define TIM9_BASE (APB2PERIPH_BASE + 0x4000U)
917 #define TIM10_BASE (APB2PERIPH_BASE + 0x4400U)
918 #define TIM11_BASE (APB2PERIPH_BASE + 0x4800U)
919 #define SPI5_BASE (APB2PERIPH_BASE + 0x5000U)
920 #define DFSDM1_BASE (APB2PERIPH_BASE + 0x6000U)
921 #define DFSDM1_Channel0_BASE (DFSDM1_BASE + 0x00U)
922 #define DFSDM1_Channel1_BASE (DFSDM1_BASE + 0x20U)
923 #define DFSDM1_Channel2_BASE (DFSDM1_BASE + 0x40U)
924 #define DFSDM1_Channel3_BASE (DFSDM1_BASE + 0x60U)
925 #define DFSDM1_Filter0_BASE (DFSDM1_BASE + 0x100U)
926 #define DFSDM1_Filter1_BASE (DFSDM1_BASE + 0x180U)
927
928 /*!< AHB1 peripherals */
929 #define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000U)
930 #define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400U)
931 #define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800U)
932 #define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00U)
933 #define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000U)
934 #define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400U)
935 #define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800U)
936 #define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00U)
937 #define CRC_BASE (AHB1PERIPH_BASE + 0x3000U)
938 #define RCC_BASE (AHB1PERIPH_BASE + 0x3800U)
939 #define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00U)
940 #define DMA1_BASE (AHB1PERIPH_BASE + 0x6000U)
941 #define DMA1_Stream0_BASE (DMA1_BASE + 0x010U)
942 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028U)
943 #define DMA1_Stream2_BASE (DMA1_BASE + 0x040U)
944 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058U)
945 #define DMA1_Stream4_BASE (DMA1_BASE + 0x070U)
946 #define DMA1_Stream5_BASE (DMA1_BASE + 0x088U)
947 #define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0U)
948 #define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8U)
949 #define DMA2_BASE (AHB1PERIPH_BASE + 0x6400U)
950 #define DMA2_Stream0_BASE (DMA2_BASE + 0x010U)
951 #define DMA2_Stream1_BASE (DMA2_BASE + 0x028U)
952 #define DMA2_Stream2_BASE (DMA2_BASE + 0x040U)
953 #define DMA2_Stream3_BASE (DMA2_BASE + 0x058U)
954 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070U)
955 #define DMA2_Stream5_BASE (DMA2_BASE + 0x088U)
956 #define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0U)
957 #define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8U)
958
959 /*!< AHB2 peripherals */
960 #define RNG_BASE (AHB2PERIPH_BASE + 0x60800U)
961
962
963 /*!< FSMC Bankx registers base address */
964 #define FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000U)
965 #define FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104U)
966
967 /*!< Debug MCU registers base address */
968 #define DBGMCU_BASE 0xE0042000U
969 /*!< USB registers base address */
970 #define USB_OTG_FS_PERIPH_BASE 0x50000000U
971
972 #define USB_OTG_GLOBAL_BASE 0x000U
973 #define USB_OTG_DEVICE_BASE 0x800U
974 #define USB_OTG_IN_ENDPOINT_BASE 0x900U
975 #define USB_OTG_OUT_ENDPOINT_BASE 0xB00U
976 #define USB_OTG_EP_REG_SIZE 0x20U
977 #define USB_OTG_HOST_BASE 0x400U
978 #define USB_OTG_HOST_PORT_BASE 0x440U
979 #define USB_OTG_HOST_CHANNEL_BASE 0x500U
980 #define USB_OTG_HOST_CHANNEL_SIZE 0x20U
981 #define USB_OTG_PCGCCTL_BASE 0xE00U
982 #define USB_OTG_FIFO_BASE 0x1000U
983 #define USB_OTG_FIFO_SIZE 0x1000U
984
985 #define UID_BASE 0x1FFF7A10U /*!< Unique device ID register base address */
986 #define FLASHSIZE_BASE 0x1FFF7A22U /*!< FLASH Size register base address */
987 #define PACKAGE_BASE 0x1FFF7BF0U /*!< Package size register base address */
988 /**
989 * @}
990 */
991
992 /** @addtogroup Peripheral_declaration
993 * @{
994 */
995 #define TIM2 ((TIM_TypeDef *) TIM2_BASE)
996 #define TIM3 ((TIM_TypeDef *) TIM3_BASE)
997 #define TIM4 ((TIM_TypeDef *) TIM4_BASE)
998 #define TIM5 ((TIM_TypeDef *) TIM5_BASE)
999 #define TIM6 ((TIM_TypeDef *) TIM6_BASE)
1000 #define TIM7 ((TIM_TypeDef *) TIM7_BASE)
1001 #define TIM12 ((TIM_TypeDef *) TIM12_BASE)
1002 #define TIM13 ((TIM_TypeDef *) TIM13_BASE)
1003 #define TIM14 ((TIM_TypeDef *) TIM14_BASE)
1004 #define RTC ((RTC_TypeDef *) RTC_BASE)
1005 #define WWDG ((WWDG_TypeDef *) WWDG_BASE)
1006 #define IWDG ((IWDG_TypeDef *) IWDG_BASE)
1007 #define I2S2ext ((SPI_TypeDef *) I2S2ext_BASE)
1008 #define SPI2 ((SPI_TypeDef *) SPI2_BASE)
1009 #define SPI3 ((SPI_TypeDef *) SPI3_BASE)
1010 #define I2S3ext ((SPI_TypeDef *) I2S3ext_BASE)
1011 #define USART2 ((USART_TypeDef *) USART2_BASE)
1012 #define USART3 ((USART_TypeDef *) USART3_BASE)
1013 #define I2C1 ((I2C_TypeDef *) I2C1_BASE)
1014 #define I2C2 ((I2C_TypeDef *) I2C2_BASE)
1015 #define I2C3 ((I2C_TypeDef *) I2C3_BASE)
1016 #define FMPI2C1 ((FMPI2C_TypeDef *) FMPI2C1_BASE)
1017 #define CAN1 ((CAN_TypeDef *) CAN1_BASE)
1018 #define CAN2 ((CAN_TypeDef *) CAN2_BASE)
1019 #define PWR ((PWR_TypeDef *) PWR_BASE)
1020 #define TIM1 ((TIM_TypeDef *) TIM1_BASE)
1021 #define TIM8 ((TIM_TypeDef *) TIM8_BASE)
1022 #define USART1 ((USART_TypeDef *) USART1_BASE)
1023 #define USART6 ((USART_TypeDef *) USART6_BASE)
1024 #define ADC1 ((ADC_TypeDef *) ADC1_BASE)
1025 #define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
1026 /* Legacy define */
1027 #define ADC ADC1_COMMON
1028 #define SDIO ((SDIO_TypeDef *) SDIO_BASE)
1029 #define SPI1 ((SPI_TypeDef *) SPI1_BASE)
1030 #define SPI4 ((SPI_TypeDef *) SPI4_BASE)
1031 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
1032 #define EXTI ((EXTI_TypeDef *) EXTI_BASE)
1033 #define TIM9 ((TIM_TypeDef *) TIM9_BASE)
1034 #define TIM10 ((TIM_TypeDef *) TIM10_BASE)
1035 #define TIM11 ((TIM_TypeDef *) TIM11_BASE)
1036 #define SPI5 ((SPI_TypeDef *) SPI5_BASE)
1037 #define DFSDM1_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE)
1038 #define DFSDM1_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE)
1039 #define DFSDM1_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE)
1040 #define DFSDM1_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE)
1041 #define DFSDM1_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE)
1042 #define DFSDM1_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE)
1043 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
1044 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
1045 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
1046 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
1047 #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
1048 #define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
1049 #define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
1050 #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
1051 #define CRC ((CRC_TypeDef *) CRC_BASE)
1052 #define RCC ((RCC_TypeDef *) RCC_BASE)
1053 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
1054 #define DMA1 ((DMA_TypeDef *) DMA1_BASE)
1055 #define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
1056 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
1057 #define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
1058 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
1059 #define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
1060 #define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
1061 #define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
1062 #define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
1063 #define DMA2 ((DMA_TypeDef *) DMA2_BASE)
1064 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
1065 #define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
1066 #define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
1067 #define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
1068 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
1069 #define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
1070 #define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
1071 #define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
1072 #define RNG ((RNG_TypeDef *) RNG_BASE)
1073 #define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
1074 #define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
1075 #define QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE)
1076 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
1077 #define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
1078
1079 /**
1080 * @}
1081 */
1082
1083 /** @addtogroup Exported_constants
1084 * @{
1085 */
1086
1087 /** @addtogroup Peripheral_Registers_Bits_Definition
1088 * @{
1089 */
1090
1091 /******************************************************************************/
1092 /* Peripheral Registers_Bits_Definition */
1093 /******************************************************************************/
1094
1095 /******************************************************************************/
1096 /* */
1097 /* Analog to Digital Converter */
1098 /* */
1099 /******************************************************************************/
1100
1101 /******************** Bit definition for ADC_SR register ********************/
1102 #define ADC_SR_AWD_Pos (0U)
1103 #define ADC_SR_AWD_Msk (0x1U << ADC_SR_AWD_Pos) /*!< 0x00000001 */
1104 #define ADC_SR_AWD ADC_SR_AWD_Msk /*!<Analog watchdog flag */
1105 #define ADC_SR_EOC_Pos (1U)
1106 #define ADC_SR_EOC_Msk (0x1U << ADC_SR_EOC_Pos) /*!< 0x00000002 */
1107 #define ADC_SR_EOC ADC_SR_EOC_Msk /*!<End of conversion */
1108 #define ADC_SR_JEOC_Pos (2U)
1109 #define ADC_SR_JEOC_Msk (0x1U << ADC_SR_JEOC_Pos) /*!< 0x00000004 */
1110 #define ADC_SR_JEOC ADC_SR_JEOC_Msk /*!<Injected channel end of conversion */
1111 #define ADC_SR_JSTRT_Pos (3U)
1112 #define ADC_SR_JSTRT_Msk (0x1U << ADC_SR_JSTRT_Pos) /*!< 0x00000008 */
1113 #define ADC_SR_JSTRT ADC_SR_JSTRT_Msk /*!<Injected channel Start flag */
1114 #define ADC_SR_STRT_Pos (4U)
1115 #define ADC_SR_STRT_Msk (0x1U << ADC_SR_STRT_Pos) /*!< 0x00000010 */
1116 #define ADC_SR_STRT ADC_SR_STRT_Msk /*!<Regular channel Start flag */
1117 #define ADC_SR_OVR_Pos (5U)
1118 #define ADC_SR_OVR_Msk (0x1U << ADC_SR_OVR_Pos) /*!< 0x00000020 */
1119 #define ADC_SR_OVR ADC_SR_OVR_Msk /*!<Overrun flag */
1120
1121 /******************* Bit definition for ADC_CR1 register ********************/
1122 #define ADC_CR1_AWDCH_Pos (0U)
1123 #define ADC_CR1_AWDCH_Msk (0x1FU << ADC_CR1_AWDCH_Pos) /*!< 0x0000001F */
1124 #define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
1125 #define ADC_CR1_AWDCH_0 (0x01U << ADC_CR1_AWDCH_Pos) /*!< 0x00000001 */
1126 #define ADC_CR1_AWDCH_1 (0x02U << ADC_CR1_AWDCH_Pos) /*!< 0x00000002 */
1127 #define ADC_CR1_AWDCH_2 (0x04U << ADC_CR1_AWDCH_Pos) /*!< 0x00000004 */
1128 #define ADC_CR1_AWDCH_3 (0x08U << ADC_CR1_AWDCH_Pos) /*!< 0x00000008 */
1129 #define ADC_CR1_AWDCH_4 (0x10U << ADC_CR1_AWDCH_Pos) /*!< 0x00000010 */
1130 #define ADC_CR1_EOCIE_Pos (5U)
1131 #define ADC_CR1_EOCIE_Msk (0x1U << ADC_CR1_EOCIE_Pos) /*!< 0x00000020 */
1132 #define ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk /*!<Interrupt enable for EOC */
1133 #define ADC_CR1_AWDIE_Pos (6U)
1134 #define ADC_CR1_AWDIE_Msk (0x1U << ADC_CR1_AWDIE_Pos) /*!< 0x00000040 */
1135 #define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk /*!<AAnalog Watchdog interrupt enable */
1136 #define ADC_CR1_JEOCIE_Pos (7U)
1137 #define ADC_CR1_JEOCIE_Msk (0x1U << ADC_CR1_JEOCIE_Pos) /*!< 0x00000080 */
1138 #define ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk /*!<Interrupt enable for injected channels */
1139 #define ADC_CR1_SCAN_Pos (8U)
1140 #define ADC_CR1_SCAN_Msk (0x1U << ADC_CR1_SCAN_Pos) /*!< 0x00000100 */
1141 #define ADC_CR1_SCAN ADC_CR1_SCAN_Msk /*!<Scan mode */
1142 #define ADC_CR1_AWDSGL_Pos (9U)
1143 #define ADC_CR1_AWDSGL_Msk (0x1U << ADC_CR1_AWDSGL_Pos) /*!< 0x00000200 */
1144 #define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk /*!<Enable the watchdog on a single channel in scan mode */
1145 #define ADC_CR1_JAUTO_Pos (10U)
1146 #define ADC_CR1_JAUTO_Msk (0x1U << ADC_CR1_JAUTO_Pos) /*!< 0x00000400 */
1147 #define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk /*!<Automatic injected group conversion */
1148 #define ADC_CR1_DISCEN_Pos (11U)
1149 #define ADC_CR1_DISCEN_Msk (0x1U << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
1150 #define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk /*!<Discontinuous mode on regular channels */
1151 #define ADC_CR1_JDISCEN_Pos (12U)
1152 #define ADC_CR1_JDISCEN_Msk (0x1U << ADC_CR1_JDISCEN_Pos) /*!< 0x00001000 */
1153 #define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk /*!<Discontinuous mode on injected channels */
1154 #define ADC_CR1_DISCNUM_Pos (13U)
1155 #define ADC_CR1_DISCNUM_Msk (0x7U << ADC_CR1_DISCNUM_Pos) /*!< 0x0000E000 */
1156 #define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
1157 #define ADC_CR1_DISCNUM_0 (0x1U << ADC_CR1_DISCNUM_Pos) /*!< 0x00002000 */
1158 #define ADC_CR1_DISCNUM_1 (0x2U << ADC_CR1_DISCNUM_Pos) /*!< 0x00004000 */
1159 #define ADC_CR1_DISCNUM_2 (0x4U << ADC_CR1_DISCNUM_Pos) /*!< 0x00008000 */
1160 #define ADC_CR1_JAWDEN_Pos (22U)
1161 #define ADC_CR1_JAWDEN_Msk (0x1U << ADC_CR1_JAWDEN_Pos) /*!< 0x00400000 */
1162 #define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk /*!<Analog watchdog enable on injected channels */
1163 #define ADC_CR1_AWDEN_Pos (23U)
1164 #define ADC_CR1_AWDEN_Msk (0x1U << ADC_CR1_AWDEN_Pos) /*!< 0x00800000 */
1165 #define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk /*!<Analog watchdog enable on regular channels */
1166 #define ADC_CR1_RES_Pos (24U)
1167 #define ADC_CR1_RES_Msk (0x3U << ADC_CR1_RES_Pos) /*!< 0x03000000 */
1168 #define ADC_CR1_RES ADC_CR1_RES_Msk /*!<RES[2:0] bits (Resolution) */
1169 #define ADC_CR1_RES_0 (0x1U << ADC_CR1_RES_Pos) /*!< 0x01000000 */
1170 #define ADC_CR1_RES_1 (0x2U << ADC_CR1_RES_Pos) /*!< 0x02000000 */
1171 #define ADC_CR1_OVRIE_Pos (26U)
1172 #define ADC_CR1_OVRIE_Msk (0x1U << ADC_CR1_OVRIE_Pos) /*!< 0x04000000 */
1173 #define ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk /*!<overrun interrupt enable */
1174
1175 /******************* Bit definition for ADC_CR2 register ********************/
1176 #define ADC_CR2_ADON_Pos (0U)
1177 #define ADC_CR2_ADON_Msk (0x1U << ADC_CR2_ADON_Pos) /*!< 0x00000001 */
1178 #define ADC_CR2_ADON ADC_CR2_ADON_Msk /*!<A/D Converter ON / OFF */
1179 #define ADC_CR2_CONT_Pos (1U)
1180 #define ADC_CR2_CONT_Msk (0x1U << ADC_CR2_CONT_Pos) /*!< 0x00000002 */
1181 #define ADC_CR2_CONT ADC_CR2_CONT_Msk /*!<Continuous Conversion */
1182 #define ADC_CR2_DMA_Pos (8U)
1183 #define ADC_CR2_DMA_Msk (0x1U << ADC_CR2_DMA_Pos) /*!< 0x00000100 */
1184 #define ADC_CR2_DMA ADC_CR2_DMA_Msk /*!<Direct Memory access mode */
1185 #define ADC_CR2_DDS_Pos (9U)
1186 #define ADC_CR2_DDS_Msk (0x1U << ADC_CR2_DDS_Pos) /*!< 0x00000200 */
1187 #define ADC_CR2_DDS ADC_CR2_DDS_Msk /*!<DMA disable selection (Single ADC) */
1188 #define ADC_CR2_EOCS_Pos (10U)
1189 #define ADC_CR2_EOCS_Msk (0x1U << ADC_CR2_EOCS_Pos) /*!< 0x00000400 */
1190 #define ADC_CR2_EOCS ADC_CR2_EOCS_Msk /*!<End of conversion selection */
1191 #define ADC_CR2_ALIGN_Pos (11U)
1192 #define ADC_CR2_ALIGN_Msk (0x1U << ADC_CR2_ALIGN_Pos) /*!< 0x00000800 */
1193 #define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk /*!<Data Alignment */
1194 #define ADC_CR2_JEXTSEL_Pos (16U)
1195 #define ADC_CR2_JEXTSEL_Msk (0xFU << ADC_CR2_JEXTSEL_Pos) /*!< 0x000F0000 */
1196 #define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk /*!<JEXTSEL[3:0] bits (External event select for injected group) */
1197 #define ADC_CR2_JEXTSEL_0 (0x1U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00010000 */
1198 #define ADC_CR2_JEXTSEL_1 (0x2U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00020000 */
1199 #define ADC_CR2_JEXTSEL_2 (0x4U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00040000 */
1200 #define ADC_CR2_JEXTSEL_3 (0x8U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00080000 */
1201 #define ADC_CR2_JEXTEN_Pos (20U)
1202 #define ADC_CR2_JEXTEN_Msk (0x3U << ADC_CR2_JEXTEN_Pos) /*!< 0x00300000 */
1203 #define ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */
1204 #define ADC_CR2_JEXTEN_0 (0x1U << ADC_CR2_JEXTEN_Pos) /*!< 0x00100000 */
1205 #define ADC_CR2_JEXTEN_1 (0x2U << ADC_CR2_JEXTEN_Pos) /*!< 0x00200000 */
1206 #define ADC_CR2_JSWSTART_Pos (22U)
1207 #define ADC_CR2_JSWSTART_Msk (0x1U << ADC_CR2_JSWSTART_Pos) /*!< 0x00400000 */
1208 #define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk /*!<Start Conversion of injected channels */
1209 #define ADC_CR2_EXTSEL_Pos (24U)
1210 #define ADC_CR2_EXTSEL_Msk (0xFU << ADC_CR2_EXTSEL_Pos) /*!< 0x0F000000 */
1211 #define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk /*!<EXTSEL[3:0] bits (External Event Select for regular group) */
1212 #define ADC_CR2_EXTSEL_0 (0x1U << ADC_CR2_EXTSEL_Pos) /*!< 0x01000000 */
1213 #define ADC_CR2_EXTSEL_1 (0x2U << ADC_CR2_EXTSEL_Pos) /*!< 0x02000000 */
1214 #define ADC_CR2_EXTSEL_2 (0x4U << ADC_CR2_EXTSEL_Pos) /*!< 0x04000000 */
1215 #define ADC_CR2_EXTSEL_3 (0x8U << ADC_CR2_EXTSEL_Pos) /*!< 0x08000000 */
1216 #define ADC_CR2_EXTEN_Pos (28U)
1217 #define ADC_CR2_EXTEN_Msk (0x3U << ADC_CR2_EXTEN_Pos) /*!< 0x30000000 */
1218 #define ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */
1219 #define ADC_CR2_EXTEN_0 (0x1U << ADC_CR2_EXTEN_Pos) /*!< 0x10000000 */
1220 #define ADC_CR2_EXTEN_1 (0x2U << ADC_CR2_EXTEN_Pos) /*!< 0x20000000 */
1221 #define ADC_CR2_SWSTART_Pos (30U)
1222 #define ADC_CR2_SWSTART_Msk (0x1U << ADC_CR2_SWSTART_Pos) /*!< 0x40000000 */
1223 #define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk /*!<Start Conversion of regular channels */
1224
1225 /****************** Bit definition for ADC_SMPR1 register *******************/
1226 #define ADC_SMPR1_SMP10_Pos (0U)
1227 #define ADC_SMPR1_SMP10_Msk (0x7U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000007 */
1228 #define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
1229 #define ADC_SMPR1_SMP10_0 (0x1U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000001 */
1230 #define ADC_SMPR1_SMP10_1 (0x2U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000002 */
1231 #define ADC_SMPR1_SMP10_2 (0x4U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000004 */
1232 #define ADC_SMPR1_SMP11_Pos (3U)
1233 #define ADC_SMPR1_SMP11_Msk (0x7U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000038 */
1234 #define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
1235 #define ADC_SMPR1_SMP11_0 (0x1U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000008 */
1236 #define ADC_SMPR1_SMP11_1 (0x2U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000010 */
1237 #define ADC_SMPR1_SMP11_2 (0x4U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000020 */
1238 #define ADC_SMPR1_SMP12_Pos (6U)
1239 #define ADC_SMPR1_SMP12_Msk (0x7U << ADC_SMPR1_SMP12_Pos) /*!< 0x000001C0 */
1240 #define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
1241 #define ADC_SMPR1_SMP12_0 (0x1U << ADC_SMPR1_SMP12_Pos) /*!< 0x00000040 */
1242 #define ADC_SMPR1_SMP12_1 (0x2U << ADC_SMPR1_SMP12_Pos) /*!< 0x00000080 */
1243 #define ADC_SMPR1_SMP12_2 (0x4U << ADC_SMPR1_SMP12_Pos) /*!< 0x00000100 */
1244 #define ADC_SMPR1_SMP13_Pos (9U)
1245 #define ADC_SMPR1_SMP13_Msk (0x7U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000E00 */
1246 #define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
1247 #define ADC_SMPR1_SMP13_0 (0x1U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000200 */
1248 #define ADC_SMPR1_SMP13_1 (0x2U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000400 */
1249 #define ADC_SMPR1_SMP13_2 (0x4U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000800 */
1250 #define ADC_SMPR1_SMP14_Pos (12U)
1251 #define ADC_SMPR1_SMP14_Msk (0x7U << ADC_SMPR1_SMP14_Pos) /*!< 0x00007000 */
1252 #define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
1253 #define ADC_SMPR1_SMP14_0 (0x1U << ADC_SMPR1_SMP14_Pos) /*!< 0x00001000 */
1254 #define ADC_SMPR1_SMP14_1 (0x2U << ADC_SMPR1_SMP14_Pos) /*!< 0x00002000 */
1255 #define ADC_SMPR1_SMP14_2 (0x4U << ADC_SMPR1_SMP14_Pos) /*!< 0x00004000 */
1256 #define ADC_SMPR1_SMP15_Pos (15U)
1257 #define ADC_SMPR1_SMP15_Msk (0x7U << ADC_SMPR1_SMP15_Pos) /*!< 0x00038000 */
1258 #define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
1259 #define ADC_SMPR1_SMP15_0 (0x1U << ADC_SMPR1_SMP15_Pos) /*!< 0x00008000 */
1260 #define ADC_SMPR1_SMP15_1 (0x2U << ADC_SMPR1_SMP15_Pos) /*!< 0x00010000 */
1261 #define ADC_SMPR1_SMP15_2 (0x4U << ADC_SMPR1_SMP15_Pos) /*!< 0x00020000 */
1262 #define ADC_SMPR1_SMP16_Pos (18U)
1263 #define ADC_SMPR1_SMP16_Msk (0x7U << ADC_SMPR1_SMP16_Pos) /*!< 0x001C0000 */
1264 #define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
1265 #define ADC_SMPR1_SMP16_0 (0x1U << ADC_SMPR1_SMP16_Pos) /*!< 0x00040000 */
1266 #define ADC_SMPR1_SMP16_1 (0x2U << ADC_SMPR1_SMP16_Pos) /*!< 0x00080000 */
1267 #define ADC_SMPR1_SMP16_2 (0x4U << ADC_SMPR1_SMP16_Pos) /*!< 0x00100000 */
1268 #define ADC_SMPR1_SMP17_Pos (21U)
1269 #define ADC_SMPR1_SMP17_Msk (0x7U << ADC_SMPR1_SMP17_Pos) /*!< 0x00E00000 */
1270 #define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
1271 #define ADC_SMPR1_SMP17_0 (0x1U << ADC_SMPR1_SMP17_Pos) /*!< 0x00200000 */
1272 #define ADC_SMPR1_SMP17_1 (0x2U << ADC_SMPR1_SMP17_Pos) /*!< 0x00400000 */
1273 #define ADC_SMPR1_SMP17_2 (0x4U << ADC_SMPR1_SMP17_Pos) /*!< 0x00800000 */
1274 #define ADC_SMPR1_SMP18_Pos (24U)
1275 #define ADC_SMPR1_SMP18_Msk (0x7U << ADC_SMPR1_SMP18_Pos) /*!< 0x07000000 */
1276 #define ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */
1277 #define ADC_SMPR1_SMP18_0 (0x1U << ADC_SMPR1_SMP18_Pos) /*!< 0x01000000 */
1278 #define ADC_SMPR1_SMP18_1 (0x2U << ADC_SMPR1_SMP18_Pos) /*!< 0x02000000 */
1279 #define ADC_SMPR1_SMP18_2 (0x4U << ADC_SMPR1_SMP18_Pos) /*!< 0x04000000 */
1280
1281 /****************** Bit definition for ADC_SMPR2 register *******************/
1282 #define ADC_SMPR2_SMP0_Pos (0U)
1283 #define ADC_SMPR2_SMP0_Msk (0x7U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000007 */
1284 #define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
1285 #define ADC_SMPR2_SMP0_0 (0x1U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000001 */
1286 #define ADC_SMPR2_SMP0_1 (0x2U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000002 */
1287 #define ADC_SMPR2_SMP0_2 (0x4U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000004 */
1288 #define ADC_SMPR2_SMP1_Pos (3U)
1289 #define ADC_SMPR2_SMP1_Msk (0x7U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000038 */
1290 #define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
1291 #define ADC_SMPR2_SMP1_0 (0x1U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000008 */
1292 #define ADC_SMPR2_SMP1_1 (0x2U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000010 */
1293 #define ADC_SMPR2_SMP1_2 (0x4U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000020 */
1294 #define ADC_SMPR2_SMP2_Pos (6U)
1295 #define ADC_SMPR2_SMP2_Msk (0x7U << ADC_SMPR2_SMP2_Pos) /*!< 0x000001C0 */
1296 #define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
1297 #define ADC_SMPR2_SMP2_0 (0x1U << ADC_SMPR2_SMP2_Pos) /*!< 0x00000040 */
1298 #define ADC_SMPR2_SMP2_1 (0x2U << ADC_SMPR2_SMP2_Pos) /*!< 0x00000080 */
1299 #define ADC_SMPR2_SMP2_2 (0x4U << ADC_SMPR2_SMP2_Pos) /*!< 0x00000100 */
1300 #define ADC_SMPR2_SMP3_Pos (9U)
1301 #define ADC_SMPR2_SMP3_Msk (0x7U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000E00 */
1302 #define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
1303 #define ADC_SMPR2_SMP3_0 (0x1U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000200 */
1304 #define ADC_SMPR2_SMP3_1 (0x2U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000400 */
1305 #define ADC_SMPR2_SMP3_2 (0x4U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000800 */
1306 #define ADC_SMPR2_SMP4_Pos (12U)
1307 #define ADC_SMPR2_SMP4_Msk (0x7U << ADC_SMPR2_SMP4_Pos) /*!< 0x00007000 */
1308 #define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
1309 #define ADC_SMPR2_SMP4_0 (0x1U << ADC_SMPR2_SMP4_Pos) /*!< 0x00001000 */
1310 #define ADC_SMPR2_SMP4_1 (0x2U << ADC_SMPR2_SMP4_Pos) /*!< 0x00002000 */
1311 #define ADC_SMPR2_SMP4_2 (0x4U << ADC_SMPR2_SMP4_Pos) /*!< 0x00004000 */
1312 #define ADC_SMPR2_SMP5_Pos (15U)
1313 #define ADC_SMPR2_SMP5_Msk (0x7U << ADC_SMPR2_SMP5_Pos) /*!< 0x00038000 */
1314 #define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
1315 #define ADC_SMPR2_SMP5_0 (0x1U << ADC_SMPR2_SMP5_Pos) /*!< 0x00008000 */
1316 #define ADC_SMPR2_SMP5_1 (0x2U << ADC_SMPR2_SMP5_Pos) /*!< 0x00010000 */
1317 #define ADC_SMPR2_SMP5_2 (0x4U << ADC_SMPR2_SMP5_Pos) /*!< 0x00020000 */
1318 #define ADC_SMPR2_SMP6_Pos (18U)
1319 #define ADC_SMPR2_SMP6_Msk (0x7U << ADC_SMPR2_SMP6_Pos) /*!< 0x001C0000 */
1320 #define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
1321 #define ADC_SMPR2_SMP6_0 (0x1U << ADC_SMPR2_SMP6_Pos) /*!< 0x00040000 */
1322 #define ADC_SMPR2_SMP6_1 (0x2U << ADC_SMPR2_SMP6_Pos) /*!< 0x00080000 */
1323 #define ADC_SMPR2_SMP6_2 (0x4U << ADC_SMPR2_SMP6_Pos) /*!< 0x00100000 */
1324 #define ADC_SMPR2_SMP7_Pos (21U)
1325 #define ADC_SMPR2_SMP7_Msk (0x7U << ADC_SMPR2_SMP7_Pos) /*!< 0x00E00000 */
1326 #define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
1327 #define ADC_SMPR2_SMP7_0 (0x1U << ADC_SMPR2_SMP7_Pos) /*!< 0x00200000 */
1328 #define ADC_SMPR2_SMP7_1 (0x2U << ADC_SMPR2_SMP7_Pos) /*!< 0x00400000 */
1329 #define ADC_SMPR2_SMP7_2 (0x4U << ADC_SMPR2_SMP7_Pos) /*!< 0x00800000 */
1330 #define ADC_SMPR2_SMP8_Pos (24U)
1331 #define ADC_SMPR2_SMP8_Msk (0x7U << ADC_SMPR2_SMP8_Pos) /*!< 0x07000000 */
1332 #define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
1333 #define ADC_SMPR2_SMP8_0 (0x1U << ADC_SMPR2_SMP8_Pos) /*!< 0x01000000 */
1334 #define ADC_SMPR2_SMP8_1 (0x2U << ADC_SMPR2_SMP8_Pos) /*!< 0x02000000 */
1335 #define ADC_SMPR2_SMP8_2 (0x4U << ADC_SMPR2_SMP8_Pos) /*!< 0x04000000 */
1336 #define ADC_SMPR2_SMP9_Pos (27U)
1337 #define ADC_SMPR2_SMP9_Msk (0x7U << ADC_SMPR2_SMP9_Pos) /*!< 0x38000000 */
1338 #define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
1339 #define ADC_SMPR2_SMP9_0 (0x1U << ADC_SMPR2_SMP9_Pos) /*!< 0x08000000 */
1340 #define ADC_SMPR2_SMP9_1 (0x2U << ADC_SMPR2_SMP9_Pos) /*!< 0x10000000 */
1341 #define ADC_SMPR2_SMP9_2 (0x4U << ADC_SMPR2_SMP9_Pos) /*!< 0x20000000 */
1342
1343 /****************** Bit definition for ADC_JOFR1 register *******************/
1344 #define ADC_JOFR1_JOFFSET1_Pos (0U)
1345 #define ADC_JOFR1_JOFFSET1_Msk (0xFFFU << ADC_JOFR1_JOFFSET1_Pos) /*!< 0x00000FFF */
1346 #define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk /*!<Data offset for injected channel 1 */
1347
1348 /****************** Bit definition for ADC_JOFR2 register *******************/
1349 #define ADC_JOFR2_JOFFSET2_Pos (0U)
1350 #define ADC_JOFR2_JOFFSET2_Msk (0xFFFU << ADC_JOFR2_JOFFSET2_Pos) /*!< 0x00000FFF */
1351 #define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk /*!<Data offset for injected channel 2 */
1352
1353 /****************** Bit definition for ADC_JOFR3 register *******************/
1354 #define ADC_JOFR3_JOFFSET3_Pos (0U)
1355 #define ADC_JOFR3_JOFFSET3_Msk (0xFFFU << ADC_JOFR3_JOFFSET3_Pos) /*!< 0x00000FFF */
1356 #define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk /*!<Data offset for injected channel 3 */
1357
1358 /****************** Bit definition for ADC_JOFR4 register *******************/
1359 #define ADC_JOFR4_JOFFSET4_Pos (0U)
1360 #define ADC_JOFR4_JOFFSET4_Msk (0xFFFU << ADC_JOFR4_JOFFSET4_Pos) /*!< 0x00000FFF */
1361 #define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk /*!<Data offset for injected channel 4 */
1362
1363 /******************* Bit definition for ADC_HTR register ********************/
1364 #define ADC_HTR_HT_Pos (0U)
1365 #define ADC_HTR_HT_Msk (0xFFFU << ADC_HTR_HT_Pos) /*!< 0x00000FFF */
1366 #define ADC_HTR_HT ADC_HTR_HT_Msk /*!<Analog watchdog high threshold */
1367
1368 /******************* Bit definition for ADC_LTR register ********************/
1369 #define ADC_LTR_LT_Pos (0U)
1370 #define ADC_LTR_LT_Msk (0xFFFU << ADC_LTR_LT_Pos) /*!< 0x00000FFF */
1371 #define ADC_LTR_LT ADC_LTR_LT_Msk /*!<Analog watchdog low threshold */
1372
1373 /******************* Bit definition for ADC_SQR1 register *******************/
1374 #define ADC_SQR1_SQ13_Pos (0U)
1375 #define ADC_SQR1_SQ13_Msk (0x1FU << ADC_SQR1_SQ13_Pos) /*!< 0x0000001F */
1376 #define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
1377 #define ADC_SQR1_SQ13_0 (0x01U << ADC_SQR1_SQ13_Pos) /*!< 0x00000001 */
1378 #define ADC_SQR1_SQ13_1 (0x02U << ADC_SQR1_SQ13_Pos) /*!< 0x00000002 */
1379 #define ADC_SQR1_SQ13_2 (0x04U << ADC_SQR1_SQ13_Pos) /*!< 0x00000004 */
1380 #define ADC_SQR1_SQ13_3 (0x08U << ADC_SQR1_SQ13_Pos) /*!< 0x00000008 */
1381 #define ADC_SQR1_SQ13_4 (0x10U << ADC_SQR1_SQ13_Pos) /*!< 0x00000010 */
1382 #define ADC_SQR1_SQ14_Pos (5U)
1383 #define ADC_SQR1_SQ14_Msk (0x1FU << ADC_SQR1_SQ14_Pos) /*!< 0x000003E0 */
1384 #define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
1385 #define ADC_SQR1_SQ14_0 (0x01U << ADC_SQR1_SQ14_Pos) /*!< 0x00000020 */
1386 #define ADC_SQR1_SQ14_1 (0x02U << ADC_SQR1_SQ14_Pos) /*!< 0x00000040 */
1387 #define ADC_SQR1_SQ14_2 (0x04U << ADC_SQR1_SQ14_Pos) /*!< 0x00000080 */
1388 #define ADC_SQR1_SQ14_3 (0x08U << ADC_SQR1_SQ14_Pos) /*!< 0x00000100 */
1389 #define ADC_SQR1_SQ14_4 (0x10U << ADC_SQR1_SQ14_Pos) /*!< 0x00000200 */
1390 #define ADC_SQR1_SQ15_Pos (10U)
1391 #define ADC_SQR1_SQ15_Msk (0x1FU << ADC_SQR1_SQ15_Pos) /*!< 0x00007C00 */
1392 #define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
1393 #define ADC_SQR1_SQ15_0 (0x01U << ADC_SQR1_SQ15_Pos) /*!< 0x00000400 */
1394 #define ADC_SQR1_SQ15_1 (0x02U << ADC_SQR1_SQ15_Pos) /*!< 0x00000800 */
1395 #define ADC_SQR1_SQ15_2 (0x04U << ADC_SQR1_SQ15_Pos) /*!< 0x00001000 */
1396 #define ADC_SQR1_SQ15_3 (0x08U << ADC_SQR1_SQ15_Pos) /*!< 0x00002000 */
1397 #define ADC_SQR1_SQ15_4 (0x10U << ADC_SQR1_SQ15_Pos) /*!< 0x00004000 */
1398 #define ADC_SQR1_SQ16_Pos (15U)
1399 #define ADC_SQR1_SQ16_Msk (0x1FU << ADC_SQR1_SQ16_Pos) /*!< 0x000F8000 */
1400 #define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
1401 #define ADC_SQR1_SQ16_0 (0x01U << ADC_SQR1_SQ16_Pos) /*!< 0x00008000 */
1402 #define ADC_SQR1_SQ16_1 (0x02U << ADC_SQR1_SQ16_Pos) /*!< 0x00010000 */
1403 #define ADC_SQR1_SQ16_2 (0x04U << ADC_SQR1_SQ16_Pos) /*!< 0x00020000 */
1404 #define ADC_SQR1_SQ16_3 (0x08U << ADC_SQR1_SQ16_Pos) /*!< 0x00040000 */
1405 #define ADC_SQR1_SQ16_4 (0x10U << ADC_SQR1_SQ16_Pos) /*!< 0x00080000 */
1406 #define ADC_SQR1_L_Pos (20U)
1407 #define ADC_SQR1_L_Msk (0xFU << ADC_SQR1_L_Pos) /*!< 0x00F00000 */
1408 #define ADC_SQR1_L ADC_SQR1_L_Msk /*!<L[3:0] bits (Regular channel sequence length) */
1409 #define ADC_SQR1_L_0 (0x1U << ADC_SQR1_L_Pos) /*!< 0x00100000 */
1410 #define ADC_SQR1_L_1 (0x2U << ADC_SQR1_L_Pos) /*!< 0x00200000 */
1411 #define ADC_SQR1_L_2 (0x4U << ADC_SQR1_L_Pos) /*!< 0x00400000 */
1412 #define ADC_SQR1_L_3 (0x8U << ADC_SQR1_L_Pos) /*!< 0x00800000 */
1413
1414 /******************* Bit definition for ADC_SQR2 register *******************/
1415 #define ADC_SQR2_SQ7_Pos (0U)
1416 #define ADC_SQR2_SQ7_Msk (0x1FU << ADC_SQR2_SQ7_Pos) /*!< 0x0000001F */
1417 #define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
1418 #define ADC_SQR2_SQ7_0 (0x01U << ADC_SQR2_SQ7_Pos) /*!< 0x00000001 */
1419 #define ADC_SQR2_SQ7_1 (0x02U << ADC_SQR2_SQ7_Pos) /*!< 0x00000002 */
1420 #define ADC_SQR2_SQ7_2 (0x04U << ADC_SQR2_SQ7_Pos) /*!< 0x00000004 */
1421 #define ADC_SQR2_SQ7_3 (0x08U << ADC_SQR2_SQ7_Pos) /*!< 0x00000008 */
1422 #define ADC_SQR2_SQ7_4 (0x10U << ADC_SQR2_SQ7_Pos) /*!< 0x00000010 */
1423 #define ADC_SQR2_SQ8_Pos (5U)
1424 #define ADC_SQR2_SQ8_Msk (0x1FU << ADC_SQR2_SQ8_Pos) /*!< 0x000003E0 */
1425 #define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
1426 #define ADC_SQR2_SQ8_0 (0x01U << ADC_SQR2_SQ8_Pos) /*!< 0x00000020 */
1427 #define ADC_SQR2_SQ8_1 (0x02U << ADC_SQR2_SQ8_Pos) /*!< 0x00000040 */
1428 #define ADC_SQR2_SQ8_2 (0x04U << ADC_SQR2_SQ8_Pos) /*!< 0x00000080 */
1429 #define ADC_SQR2_SQ8_3 (0x08U << ADC_SQR2_SQ8_Pos) /*!< 0x00000100 */
1430 #define ADC_SQR2_SQ8_4 (0x10U << ADC_SQR2_SQ8_Pos) /*!< 0x00000200 */
1431 #define ADC_SQR2_SQ9_Pos (10U)
1432 #define ADC_SQR2_SQ9_Msk (0x1FU << ADC_SQR2_SQ9_Pos) /*!< 0x00007C00 */
1433 #define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
1434 #define ADC_SQR2_SQ9_0 (0x01U << ADC_SQR2_SQ9_Pos) /*!< 0x00000400 */
1435 #define ADC_SQR2_SQ9_1 (0x02U << ADC_SQR2_SQ9_Pos) /*!< 0x00000800 */
1436 #define ADC_SQR2_SQ9_2 (0x04U << ADC_SQR2_SQ9_Pos) /*!< 0x00001000 */
1437 #define ADC_SQR2_SQ9_3 (0x08U << ADC_SQR2_SQ9_Pos) /*!< 0x00002000 */
1438 #define ADC_SQR2_SQ9_4 (0x10U << ADC_SQR2_SQ9_Pos) /*!< 0x00004000 */
1439 #define ADC_SQR2_SQ10_Pos (15U)
1440 #define ADC_SQR2_SQ10_Msk (0x1FU << ADC_SQR2_SQ10_Pos) /*!< 0x000F8000 */
1441 #define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
1442 #define ADC_SQR2_SQ10_0 (0x01U << ADC_SQR2_SQ10_Pos) /*!< 0x00008000 */
1443 #define ADC_SQR2_SQ10_1 (0x02U << ADC_SQR2_SQ10_Pos) /*!< 0x00010000 */
1444 #define ADC_SQR2_SQ10_2 (0x04U << ADC_SQR2_SQ10_Pos) /*!< 0x00020000 */
1445 #define ADC_SQR2_SQ10_3 (0x08U << ADC_SQR2_SQ10_Pos) /*!< 0x00040000 */
1446 #define ADC_SQR2_SQ10_4 (0x10U << ADC_SQR2_SQ10_Pos) /*!< 0x00080000 */
1447 #define ADC_SQR2_SQ11_Pos (20U)
1448 #define ADC_SQR2_SQ11_Msk (0x1FU << ADC_SQR2_SQ11_Pos) /*!< 0x01F00000 */
1449 #define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
1450 #define ADC_SQR2_SQ11_0 (0x01U << ADC_SQR2_SQ11_Pos) /*!< 0x00100000 */
1451 #define ADC_SQR2_SQ11_1 (0x02U << ADC_SQR2_SQ11_Pos) /*!< 0x00200000 */
1452 #define ADC_SQR2_SQ11_2 (0x04U << ADC_SQR2_SQ11_Pos) /*!< 0x00400000 */
1453 #define ADC_SQR2_SQ11_3 (0x08U << ADC_SQR2_SQ11_Pos) /*!< 0x00800000 */
1454 #define ADC_SQR2_SQ11_4 (0x10U << ADC_SQR2_SQ11_Pos) /*!< 0x01000000 */
1455 #define ADC_SQR2_SQ12_Pos (25U)
1456 #define ADC_SQR2_SQ12_Msk (0x1FU << ADC_SQR2_SQ12_Pos) /*!< 0x3E000000 */
1457 #define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
1458 #define ADC_SQR2_SQ12_0 (0x01U << ADC_SQR2_SQ12_Pos) /*!< 0x02000000 */
1459 #define ADC_SQR2_SQ12_1 (0x02U << ADC_SQR2_SQ12_Pos) /*!< 0x04000000 */
1460 #define ADC_SQR2_SQ12_2 (0x04U << ADC_SQR2_SQ12_Pos) /*!< 0x08000000 */
1461 #define ADC_SQR2_SQ12_3 (0x08U << ADC_SQR2_SQ12_Pos) /*!< 0x10000000 */
1462 #define ADC_SQR2_SQ12_4 (0x10U << ADC_SQR2_SQ12_Pos) /*!< 0x20000000 */
1463
1464 /******************* Bit definition for ADC_SQR3 register *******************/
1465 #define ADC_SQR3_SQ1_Pos (0U)
1466 #define ADC_SQR3_SQ1_Msk (0x1FU << ADC_SQR3_SQ1_Pos) /*!< 0x0000001F */
1467 #define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
1468 #define ADC_SQR3_SQ1_0 (0x01U << ADC_SQR3_SQ1_Pos) /*!< 0x00000001 */
1469 #define ADC_SQR3_SQ1_1 (0x02U << ADC_SQR3_SQ1_Pos) /*!< 0x00000002 */
1470 #define ADC_SQR3_SQ1_2 (0x04U << ADC_SQR3_SQ1_Pos) /*!< 0x00000004 */
1471 #define ADC_SQR3_SQ1_3 (0x08U << ADC_SQR3_SQ1_Pos) /*!< 0x00000008 */
1472 #define ADC_SQR3_SQ1_4 (0x10U << ADC_SQR3_SQ1_Pos) /*!< 0x00000010 */
1473 #define ADC_SQR3_SQ2_Pos (5U)
1474 #define ADC_SQR3_SQ2_Msk (0x1FU << ADC_SQR3_SQ2_Pos) /*!< 0x000003E0 */
1475 #define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
1476 #define ADC_SQR3_SQ2_0 (0x01U << ADC_SQR3_SQ2_Pos) /*!< 0x00000020 */
1477 #define ADC_SQR3_SQ2_1 (0x02U << ADC_SQR3_SQ2_Pos) /*!< 0x00000040 */
1478 #define ADC_SQR3_SQ2_2 (0x04U << ADC_SQR3_SQ2_Pos) /*!< 0x00000080 */
1479 #define ADC_SQR3_SQ2_3 (0x08U << ADC_SQR3_SQ2_Pos) /*!< 0x00000100 */
1480 #define ADC_SQR3_SQ2_4 (0x10U << ADC_SQR3_SQ2_Pos) /*!< 0x00000200 */
1481 #define ADC_SQR3_SQ3_Pos (10U)
1482 #define ADC_SQR3_SQ3_Msk (0x1FU << ADC_SQR3_SQ3_Pos) /*!< 0x00007C00 */
1483 #define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
1484 #define ADC_SQR3_SQ3_0 (0x01U << ADC_SQR3_SQ3_Pos) /*!< 0x00000400 */
1485 #define ADC_SQR3_SQ3_1 (0x02U << ADC_SQR3_SQ3_Pos) /*!< 0x00000800 */
1486 #define ADC_SQR3_SQ3_2 (0x04U << ADC_SQR3_SQ3_Pos) /*!< 0x00001000 */
1487 #define ADC_SQR3_SQ3_3 (0x08U << ADC_SQR3_SQ3_Pos) /*!< 0x00002000 */
1488 #define ADC_SQR3_SQ3_4 (0x10U << ADC_SQR3_SQ3_Pos) /*!< 0x00004000 */
1489 #define ADC_SQR3_SQ4_Pos (15U)
1490 #define ADC_SQR3_SQ4_Msk (0x1FU << ADC_SQR3_SQ4_Pos) /*!< 0x000F8000 */
1491 #define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
1492 #define ADC_SQR3_SQ4_0 (0x01U << ADC_SQR3_SQ4_Pos) /*!< 0x00008000 */
1493 #define ADC_SQR3_SQ4_1 (0x02U << ADC_SQR3_SQ4_Pos) /*!< 0x00010000 */
1494 #define ADC_SQR3_SQ4_2 (0x04U << ADC_SQR3_SQ4_Pos) /*!< 0x00020000 */
1495 #define ADC_SQR3_SQ4_3 (0x08U << ADC_SQR3_SQ4_Pos) /*!< 0x00040000 */
1496 #define ADC_SQR3_SQ4_4 (0x10U << ADC_SQR3_SQ4_Pos) /*!< 0x00080000 */
1497 #define ADC_SQR3_SQ5_Pos (20U)
1498 #define ADC_SQR3_SQ5_Msk (0x1FU << ADC_SQR3_SQ5_Pos) /*!< 0x01F00000 */
1499 #define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
1500 #define ADC_SQR3_SQ5_0 (0x01U << ADC_SQR3_SQ5_Pos) /*!< 0x00100000 */
1501 #define ADC_SQR3_SQ5_1 (0x02U << ADC_SQR3_SQ5_Pos) /*!< 0x00200000 */
1502 #define ADC_SQR3_SQ5_2 (0x04U << ADC_SQR3_SQ5_Pos) /*!< 0x00400000 */
1503 #define ADC_SQR3_SQ5_3 (0x08U << ADC_SQR3_SQ5_Pos) /*!< 0x00800000 */
1504 #define ADC_SQR3_SQ5_4 (0x10U << ADC_SQR3_SQ5_Pos) /*!< 0x01000000 */
1505 #define ADC_SQR3_SQ6_Pos (25U)
1506 #define ADC_SQR3_SQ6_Msk (0x1FU << ADC_SQR3_SQ6_Pos) /*!< 0x3E000000 */
1507 #define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
1508 #define ADC_SQR3_SQ6_0 (0x01U << ADC_SQR3_SQ6_Pos) /*!< 0x02000000 */
1509 #define ADC_SQR3_SQ6_1 (0x02U << ADC_SQR3_SQ6_Pos) /*!< 0x04000000 */
1510 #define ADC_SQR3_SQ6_2 (0x04U << ADC_SQR3_SQ6_Pos) /*!< 0x08000000 */
1511 #define ADC_SQR3_SQ6_3 (0x08U << ADC_SQR3_SQ6_Pos) /*!< 0x10000000 */
1512 #define ADC_SQR3_SQ6_4 (0x10U << ADC_SQR3_SQ6_Pos) /*!< 0x20000000 */
1513
1514 /******************* Bit definition for ADC_JSQR register *******************/
1515 #define ADC_JSQR_JSQ1_Pos (0U)
1516 #define ADC_JSQR_JSQ1_Msk (0x1FU << ADC_JSQR_JSQ1_Pos) /*!< 0x0000001F */
1517 #define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */
1518 #define ADC_JSQR_JSQ1_0 (0x01U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000001 */
1519 #define ADC_JSQR_JSQ1_1 (0x02U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000002 */
1520 #define ADC_JSQR_JSQ1_2 (0x04U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000004 */
1521 #define ADC_JSQR_JSQ1_3 (0x08U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000008 */
1522 #define ADC_JSQR_JSQ1_4 (0x10U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000010 */
1523 #define ADC_JSQR_JSQ2_Pos (5U)
1524 #define ADC_JSQR_JSQ2_Msk (0x1FU << ADC_JSQR_JSQ2_Pos) /*!< 0x000003E0 */
1525 #define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
1526 #define ADC_JSQR_JSQ2_0 (0x01U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000020 */
1527 #define ADC_JSQR_JSQ2_1 (0x02U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000040 */
1528 #define ADC_JSQR_JSQ2_2 (0x04U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000080 */
1529 #define ADC_JSQR_JSQ2_3 (0x08U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000100 */
1530 #define ADC_JSQR_JSQ2_4 (0x10U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000200 */
1531 #define ADC_JSQR_JSQ3_Pos (10U)
1532 #define ADC_JSQR_JSQ3_Msk (0x1FU << ADC_JSQR_JSQ3_Pos) /*!< 0x00007C00 */
1533 #define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
1534 #define ADC_JSQR_JSQ3_0 (0x01U << ADC_JSQR_JSQ3_Pos) /*!< 0x00000400 */
1535 #define ADC_JSQR_JSQ3_1 (0x02U << ADC_JSQR_JSQ3_Pos) /*!< 0x00000800 */
1536 #define ADC_JSQR_JSQ3_2 (0x04U << ADC_JSQR_JSQ3_Pos) /*!< 0x00001000 */
1537 #define ADC_JSQR_JSQ3_3 (0x08U << ADC_JSQR_JSQ3_Pos) /*!< 0x00002000 */
1538 #define ADC_JSQR_JSQ3_4 (0x10U << ADC_JSQR_JSQ3_Pos) /*!< 0x00004000 */
1539 #define ADC_JSQR_JSQ4_Pos (15U)
1540 #define ADC_JSQR_JSQ4_Msk (0x1FU << ADC_JSQR_JSQ4_Pos) /*!< 0x000F8000 */
1541 #define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
1542 #define ADC_JSQR_JSQ4_0 (0x01U << ADC_JSQR_JSQ4_Pos) /*!< 0x00008000 */
1543 #define ADC_JSQR_JSQ4_1 (0x02U << ADC_JSQR_JSQ4_Pos) /*!< 0x00010000 */
1544 #define ADC_JSQR_JSQ4_2 (0x04U << ADC_JSQR_JSQ4_Pos) /*!< 0x00020000 */
1545 #define ADC_JSQR_JSQ4_3 (0x08U << ADC_JSQR_JSQ4_Pos) /*!< 0x00040000 */
1546 #define ADC_JSQR_JSQ4_4 (0x10U << ADC_JSQR_JSQ4_Pos) /*!< 0x00080000 */
1547 #define ADC_JSQR_JL_Pos (20U)
1548 #define ADC_JSQR_JL_Msk (0x3U << ADC_JSQR_JL_Pos) /*!< 0x00300000 */
1549 #define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!<JL[1:0] bits (Injected Sequence length) */
1550 #define ADC_JSQR_JL_0 (0x1U << ADC_JSQR_JL_Pos) /*!< 0x00100000 */
1551 #define ADC_JSQR_JL_1 (0x2U << ADC_JSQR_JL_Pos) /*!< 0x00200000 */
1552
1553 /******************* Bit definition for ADC_JDR1 register *******************/
1554 #define ADC_JDR1_JDATA_Pos (0U)
1555 #define ADC_JDR1_JDATA_Msk (0xFFFFU << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */
1556 #define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!<Injected data */
1557
1558 /******************* Bit definition for ADC_JDR2 register *******************/
1559 #define ADC_JDR2_JDATA_Pos (0U)
1560 #define ADC_JDR2_JDATA_Msk (0xFFFFU << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */
1561 #define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!<Injected data */
1562
1563 /******************* Bit definition for ADC_JDR3 register *******************/
1564 #define ADC_JDR3_JDATA_Pos (0U)
1565 #define ADC_JDR3_JDATA_Msk (0xFFFFU << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */
1566 #define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!<Injected data */
1567
1568 /******************* Bit definition for ADC_JDR4 register *******************/
1569 #define ADC_JDR4_JDATA_Pos (0U)
1570 #define ADC_JDR4_JDATA_Msk (0xFFFFU << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */
1571 #define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!<Injected data */
1572
1573 /******************** Bit definition for ADC_DR register ********************/
1574 #define ADC_DR_DATA_Pos (0U)
1575 #define ADC_DR_DATA_Msk (0xFFFFU << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */
1576 #define ADC_DR_DATA ADC_DR_DATA_Msk /*!<Regular data */
1577 #define ADC_DR_ADC2DATA_Pos (16U)
1578 #define ADC_DR_ADC2DATA_Msk (0xFFFFU << ADC_DR_ADC2DATA_Pos) /*!< 0xFFFF0000 */
1579 #define ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk /*!<ADC2 data */
1580
1581 /******************* Bit definition for ADC_CSR register ********************/
1582 #define ADC_CSR_AWD1_Pos (0U)
1583 #define ADC_CSR_AWD1_Msk (0x1U << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
1584 #define ADC_CSR_AWD1 ADC_CSR_AWD1_Msk /*!<ADC1 Analog watchdog flag */
1585 #define ADC_CSR_EOC1_Pos (1U)
1586 #define ADC_CSR_EOC1_Msk (0x1U << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
1587 #define ADC_CSR_EOC1 ADC_CSR_EOC1_Msk /*!<ADC1 End of conversion */
1588 #define ADC_CSR_JEOC1_Pos (2U)
1589 #define ADC_CSR_JEOC1_Msk (0x1U << ADC_CSR_JEOC1_Pos) /*!< 0x00000004 */
1590 #define ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk /*!<ADC1 Injected channel end of conversion */
1591 #define ADC_CSR_JSTRT1_Pos (3U)
1592 #define ADC_CSR_JSTRT1_Msk (0x1U << ADC_CSR_JSTRT1_Pos) /*!< 0x00000008 */
1593 #define ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk /*!<ADC1 Injected channel Start flag */
1594 #define ADC_CSR_STRT1_Pos (4U)
1595 #define ADC_CSR_STRT1_Msk (0x1U << ADC_CSR_STRT1_Pos) /*!< 0x00000010 */
1596 #define ADC_CSR_STRT1 ADC_CSR_STRT1_Msk /*!<ADC1 Regular channel Start flag */
1597 #define ADC_CSR_OVR1_Pos (5U)
1598 #define ADC_CSR_OVR1_Msk (0x1U << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
1599 #define ADC_CSR_OVR1 ADC_CSR_OVR1_Msk /*!<ADC1 DMA overrun flag */
1600
1601 /* Legacy defines */
1602 #define ADC_CSR_DOVR1 ADC_CSR_OVR1
1603
1604 /******************* Bit definition for ADC_CCR register ********************/
1605 #define ADC_CCR_MULTI_Pos (0U)
1606 #define ADC_CCR_MULTI_Msk (0x1FU << ADC_CCR_MULTI_Pos) /*!< 0x0000001F */
1607 #define ADC_CCR_MULTI ADC_CCR_MULTI_Msk /*!<MULTI[4:0] bits (Multi-ADC mode selection) */
1608 #define ADC_CCR_MULTI_0 (0x01U << ADC_CCR_MULTI_Pos) /*!< 0x00000001 */
1609 #define ADC_CCR_MULTI_1 (0x02U << ADC_CCR_MULTI_Pos) /*!< 0x00000002 */
1610 #define ADC_CCR_MULTI_2 (0x04U << ADC_CCR_MULTI_Pos) /*!< 0x00000004 */
1611 #define ADC_CCR_MULTI_3 (0x08U << ADC_CCR_MULTI_Pos) /*!< 0x00000008 */
1612 #define ADC_CCR_MULTI_4 (0x10U << ADC_CCR_MULTI_Pos) /*!< 0x00000010 */
1613 #define ADC_CCR_DELAY_Pos (8U)
1614 #define ADC_CCR_DELAY_Msk (0xFU << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */
1615 #define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */
1616 #define ADC_CCR_DELAY_0 (0x1U << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */
1617 #define ADC_CCR_DELAY_1 (0x2U << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */
1618 #define ADC_CCR_DELAY_2 (0x4U << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */
1619 #define ADC_CCR_DELAY_3 (0x8U << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */
1620 #define ADC_CCR_DDS_Pos (13U)
1621 #define ADC_CCR_DDS_Msk (0x1U << ADC_CCR_DDS_Pos) /*!< 0x00002000 */
1622 #define ADC_CCR_DDS ADC_CCR_DDS_Msk /*!<DMA disable selection (Multi-ADC mode) */
1623 #define ADC_CCR_DMA_Pos (14U)
1624 #define ADC_CCR_DMA_Msk (0x3U << ADC_CCR_DMA_Pos) /*!< 0x0000C000 */
1625 #define ADC_CCR_DMA ADC_CCR_DMA_Msk /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */
1626 #define ADC_CCR_DMA_0 (0x1U << ADC_CCR_DMA_Pos) /*!< 0x00004000 */
1627 #define ADC_CCR_DMA_1 (0x2U << ADC_CCR_DMA_Pos) /*!< 0x00008000 */
1628 #define ADC_CCR_ADCPRE_Pos (16U)
1629 #define ADC_CCR_ADCPRE_Msk (0x3U << ADC_CCR_ADCPRE_Pos) /*!< 0x00030000 */
1630 #define ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk /*!<ADCPRE[1:0] bits (ADC prescaler) */
1631 #define ADC_CCR_ADCPRE_0 (0x1U << ADC_CCR_ADCPRE_Pos) /*!< 0x00010000 */
1632 #define ADC_CCR_ADCPRE_1 (0x2U << ADC_CCR_ADCPRE_Pos) /*!< 0x00020000 */
1633 #define ADC_CCR_VBATE_Pos (22U)
1634 #define ADC_CCR_VBATE_Msk (0x1U << ADC_CCR_VBATE_Pos) /*!< 0x00400000 */
1635 #define ADC_CCR_VBATE ADC_CCR_VBATE_Msk /*!<VBAT Enable */
1636 #define ADC_CCR_TSVREFE_Pos (23U)
1637 #define ADC_CCR_TSVREFE_Msk (0x1U << ADC_CCR_TSVREFE_Pos) /*!< 0x00800000 */
1638 #define ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk /*!<Temperature Sensor and VREFINT Enable */
1639
1640 /******************* Bit definition for ADC_CDR register ********************/
1641 #define ADC_CDR_DATA1_Pos (0U)
1642 #define ADC_CDR_DATA1_Msk (0xFFFFU << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
1643 #define ADC_CDR_DATA1 ADC_CDR_DATA1_Msk /*!<1st data of a pair of regular conversions */
1644 #define ADC_CDR_DATA2_Pos (16U)
1645 #define ADC_CDR_DATA2_Msk (0xFFFFU << ADC_CDR_DATA2_Pos) /*!< 0xFFFF0000 */
1646 #define ADC_CDR_DATA2 ADC_CDR_DATA2_Msk /*!<2nd data of a pair of regular conversions */
1647
1648 /* Legacy defines */
1649 #define ADC_CDR_RDATA_MST ADC_CDR_DATA1
1650 #define ADC_CDR_RDATA_SLV ADC_CDR_DATA2
1651
1652 /******************************************************************************/
1653 /* */
1654 /* Controller Area Network */
1655 /* */
1656 /******************************************************************************/
1657 /*!<CAN control and status registers */
1658 /******************* Bit definition for CAN_MCR register ********************/
1659 #define CAN_MCR_INRQ_Pos (0U)
1660 #define CAN_MCR_INRQ_Msk (0x1U << CAN_MCR_INRQ_Pos) /*!< 0x00000001 */
1661 #define CAN_MCR_INRQ CAN_MCR_INRQ_Msk /*!<Initialization Request */
1662 #define CAN_MCR_SLEEP_Pos (1U)
1663 #define CAN_MCR_SLEEP_Msk (0x1U << CAN_MCR_SLEEP_Pos) /*!< 0x00000002 */
1664 #define CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk /*!<Sleep Mode Request */
1665 #define CAN_MCR_TXFP_Pos (2U)
1666 #define CAN_MCR_TXFP_Msk (0x1U << CAN_MCR_TXFP_Pos) /*!< 0x00000004 */
1667 #define CAN_MCR_TXFP CAN_MCR_TXFP_Msk /*!<Transmit FIFO Priority */
1668 #define CAN_MCR_RFLM_Pos (3U)
1669 #define CAN_MCR_RFLM_Msk (0x1U << CAN_MCR_RFLM_Pos) /*!< 0x00000008 */
1670 #define CAN_MCR_RFLM CAN_MCR_RFLM_Msk /*!<Receive FIFO Locked Mode */
1671 #define CAN_MCR_NART_Pos (4U)
1672 #define CAN_MCR_NART_Msk (0x1U << CAN_MCR_NART_Pos) /*!< 0x00000010 */
1673 #define CAN_MCR_NART CAN_MCR_NART_Msk /*!<No Automatic Retransmission */
1674 #define CAN_MCR_AWUM_Pos (5U)
1675 #define CAN_MCR_AWUM_Msk (0x1U << CAN_MCR_AWUM_Pos) /*!< 0x00000020 */
1676 #define CAN_MCR_AWUM CAN_MCR_AWUM_Msk /*!<Automatic Wakeup Mode */
1677 #define CAN_MCR_ABOM_Pos (6U)
1678 #define CAN_MCR_ABOM_Msk (0x1U << CAN_MCR_ABOM_Pos) /*!< 0x00000040 */
1679 #define CAN_MCR_ABOM CAN_MCR_ABOM_Msk /*!<Automatic Bus-Off Management */
1680 #define CAN_MCR_TTCM_Pos (7U)
1681 #define CAN_MCR_TTCM_Msk (0x1U << CAN_MCR_TTCM_Pos) /*!< 0x00000080 */
1682 #define CAN_MCR_TTCM CAN_MCR_TTCM_Msk /*!<Time Triggered Communication Mode */
1683 #define CAN_MCR_RESET_Pos (15U)
1684 #define CAN_MCR_RESET_Msk (0x1U << CAN_MCR_RESET_Pos) /*!< 0x00008000 */
1685 #define CAN_MCR_RESET CAN_MCR_RESET_Msk /*!<bxCAN software master reset */
1686 #define CAN_MCR_DBF_Pos (16U)
1687 #define CAN_MCR_DBF_Msk (0x1U << CAN_MCR_DBF_Pos) /*!< 0x00010000 */
1688 #define CAN_MCR_DBF CAN_MCR_DBF_Msk /*!<bxCAN Debug freeze */
1689 /******************* Bit definition for CAN_MSR register ********************/
1690 #define CAN_MSR_INAK_Pos (0U)
1691 #define CAN_MSR_INAK_Msk (0x1U << CAN_MSR_INAK_Pos) /*!< 0x00000001 */
1692 #define CAN_MSR_INAK CAN_MSR_INAK_Msk /*!<Initialization Acknowledge */
1693 #define CAN_MSR_SLAK_Pos (1U)
1694 #define CAN_MSR_SLAK_Msk (0x1U << CAN_MSR_SLAK_Pos) /*!< 0x00000002 */
1695 #define CAN_MSR_SLAK CAN_MSR_SLAK_Msk /*!<Sleep Acknowledge */
1696 #define CAN_MSR_ERRI_Pos (2U)
1697 #define CAN_MSR_ERRI_Msk (0x1U << CAN_MSR_ERRI_Pos) /*!< 0x00000004 */
1698 #define CAN_MSR_ERRI CAN_MSR_ERRI_Msk /*!<Error Interrupt */
1699 #define CAN_MSR_WKUI_Pos (3U)
1700 #define CAN_MSR_WKUI_Msk (0x1U << CAN_MSR_WKUI_Pos) /*!< 0x00000008 */
1701 #define CAN_MSR_WKUI CAN_MSR_WKUI_Msk /*!<Wakeup Interrupt */
1702 #define CAN_MSR_SLAKI_Pos (4U)
1703 #define CAN_MSR_SLAKI_Msk (0x1U << CAN_MSR_SLAKI_Pos) /*!< 0x00000010 */
1704 #define CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk /*!<Sleep Acknowledge Interrupt */
1705 #define CAN_MSR_TXM_Pos (8U)
1706 #define CAN_MSR_TXM_Msk (0x1U << CAN_MSR_TXM_Pos) /*!< 0x00000100 */
1707 #define CAN_MSR_TXM CAN_MSR_TXM_Msk /*!<Transmit Mode */
1708 #define CAN_MSR_RXM_Pos (9U)
1709 #define CAN_MSR_RXM_Msk (0x1U << CAN_MSR_RXM_Pos) /*!< 0x00000200 */
1710 #define CAN_MSR_RXM CAN_MSR_RXM_Msk /*!<Receive Mode */
1711 #define CAN_MSR_SAMP_Pos (10U)
1712 #define CAN_MSR_SAMP_Msk (0x1U << CAN_MSR_SAMP_Pos) /*!< 0x00000400 */
1713 #define CAN_MSR_SAMP CAN_MSR_SAMP_Msk /*!<Last Sample Point */
1714 #define CAN_MSR_RX_Pos (11U)
1715 #define CAN_MSR_RX_Msk (0x1U << CAN_MSR_RX_Pos) /*!< 0x00000800 */
1716 #define CAN_MSR_RX CAN_MSR_RX_Msk /*!<CAN Rx Signal */
1717
1718 /******************* Bit definition for CAN_TSR register ********************/
1719 #define CAN_TSR_RQCP0_Pos (0U)
1720 #define CAN_TSR_RQCP0_Msk (0x1U << CAN_TSR_RQCP0_Pos) /*!< 0x00000001 */
1721 #define CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk /*!<Request Completed Mailbox0 */
1722 #define CAN_TSR_TXOK0_Pos (1U)
1723 #define CAN_TSR_TXOK0_Msk (0x1U << CAN_TSR_TXOK0_Pos) /*!< 0x00000002 */
1724 #define CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk /*!<Transmission OK of Mailbox0 */
1725 #define CAN_TSR_ALST0_Pos (2U)
1726 #define CAN_TSR_ALST0_Msk (0x1U << CAN_TSR_ALST0_Pos) /*!< 0x00000004 */
1727 #define CAN_TSR_ALST0 CAN_TSR_ALST0_Msk /*!<Arbitration Lost for Mailbox0 */
1728 #define CAN_TSR_TERR0_Pos (3U)
1729 #define CAN_TSR_TERR0_Msk (0x1U << CAN_TSR_TERR0_Pos) /*!< 0x00000008 */
1730 #define CAN_TSR_TERR0 CAN_TSR_TERR0_Msk /*!<Transmission Error of Mailbox0 */
1731 #define CAN_TSR_ABRQ0_Pos (7U)
1732 #define CAN_TSR_ABRQ0_Msk (0x1U << CAN_TSR_ABRQ0_Pos) /*!< 0x00000080 */
1733 #define CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk /*!<Abort Request for Mailbox0 */
1734 #define CAN_TSR_RQCP1_Pos (8U)
1735 #define CAN_TSR_RQCP1_Msk (0x1U << CAN_TSR_RQCP1_Pos) /*!< 0x00000100 */
1736 #define CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk /*!<Request Completed Mailbox1 */
1737 #define CAN_TSR_TXOK1_Pos (9U)
1738 #define CAN_TSR_TXOK1_Msk (0x1U << CAN_TSR_TXOK1_Pos) /*!< 0x00000200 */
1739 #define CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk /*!<Transmission OK of Mailbox1 */
1740 #define CAN_TSR_ALST1_Pos (10U)
1741 #define CAN_TSR_ALST1_Msk (0x1U << CAN_TSR_ALST1_Pos) /*!< 0x00000400 */
1742 #define CAN_TSR_ALST1 CAN_TSR_ALST1_Msk /*!<Arbitration Lost for Mailbox1 */
1743 #define CAN_TSR_TERR1_Pos (11U)
1744 #define CAN_TSR_TERR1_Msk (0x1U << CAN_TSR_TERR1_Pos) /*!< 0x00000800 */
1745 #define CAN_TSR_TERR1 CAN_TSR_TERR1_Msk /*!<Transmission Error of Mailbox1 */
1746 #define CAN_TSR_ABRQ1_Pos (15U)
1747 #define CAN_TSR_ABRQ1_Msk (0x1U << CAN_TSR_ABRQ1_Pos) /*!< 0x00008000 */
1748 #define CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk /*!<Abort Request for Mailbox 1 */
1749 #define CAN_TSR_RQCP2_Pos (16U)
1750 #define CAN_TSR_RQCP2_Msk (0x1U << CAN_TSR_RQCP2_Pos) /*!< 0x00010000 */
1751 #define CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk /*!<Request Completed Mailbox2 */
1752 #define CAN_TSR_TXOK2_Pos (17U)
1753 #define CAN_TSR_TXOK2_Msk (0x1U << CAN_TSR_TXOK2_Pos) /*!< 0x00020000 */
1754 #define CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk /*!<Transmission OK of Mailbox 2 */
1755 #define CAN_TSR_ALST2_Pos (18U)
1756 #define CAN_TSR_ALST2_Msk (0x1U << CAN_TSR_ALST2_Pos) /*!< 0x00040000 */
1757 #define CAN_TSR_ALST2 CAN_TSR_ALST2_Msk /*!<Arbitration Lost for mailbox 2 */
1758 #define CAN_TSR_TERR2_Pos (19U)
1759 #define CAN_TSR_TERR2_Msk (0x1U << CAN_TSR_TERR2_Pos) /*!< 0x00080000 */
1760 #define CAN_TSR_TERR2 CAN_TSR_TERR2_Msk /*!<Transmission Error of Mailbox 2 */
1761 #define CAN_TSR_ABRQ2_Pos (23U)
1762 #define CAN_TSR_ABRQ2_Msk (0x1U << CAN_TSR_ABRQ2_Pos) /*!< 0x00800000 */
1763 #define CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk /*!<Abort Request for Mailbox 2 */
1764 #define CAN_TSR_CODE_Pos (24U)
1765 #define CAN_TSR_CODE_Msk (0x3U << CAN_TSR_CODE_Pos) /*!< 0x03000000 */
1766 #define CAN_TSR_CODE CAN_TSR_CODE_Msk /*!<Mailbox Code */
1767
1768 #define CAN_TSR_TME_Pos (26U)
1769 #define CAN_TSR_TME_Msk (0x7U << CAN_TSR_TME_Pos) /*!< 0x1C000000 */
1770 #define CAN_TSR_TME CAN_TSR_TME_Msk /*!<TME[2:0] bits */
1771 #define CAN_TSR_TME0_Pos (26U)
1772 #define CAN_TSR_TME0_Msk (0x1U << CAN_TSR_TME0_Pos) /*!< 0x04000000 */
1773 #define CAN_TSR_TME0 CAN_TSR_TME0_Msk /*!<Transmit Mailbox 0 Empty */
1774 #define CAN_TSR_TME1_Pos (27U)
1775 #define CAN_TSR_TME1_Msk (0x1U << CAN_TSR_TME1_Pos) /*!< 0x08000000 */
1776 #define CAN_TSR_TME1 CAN_TSR_TME1_Msk /*!<Transmit Mailbox 1 Empty */
1777 #define CAN_TSR_TME2_Pos (28U)
1778 #define CAN_TSR_TME2_Msk (0x1U << CAN_TSR_TME2_Pos) /*!< 0x10000000 */
1779 #define CAN_TSR_TME2 CAN_TSR_TME2_Msk /*!<Transmit Mailbox 2 Empty */
1780
1781 #define CAN_TSR_LOW_Pos (29U)
1782 #define CAN_TSR_LOW_Msk (0x7U << CAN_TSR_LOW_Pos) /*!< 0xE0000000 */
1783 #define CAN_TSR_LOW CAN_TSR_LOW_Msk /*!<LOW[2:0] bits */
1784 #define CAN_TSR_LOW0_Pos (29U)
1785 #define CAN_TSR_LOW0_Msk (0x1U << CAN_TSR_LOW0_Pos) /*!< 0x20000000 */
1786 #define CAN_TSR_LOW0 CAN_TSR_LOW0_Msk /*!<Lowest Priority Flag for Mailbox 0 */
1787 #define CAN_TSR_LOW1_Pos (30U)
1788 #define CAN_TSR_LOW1_Msk (0x1U << CAN_TSR_LOW1_Pos) /*!< 0x40000000 */
1789 #define CAN_TSR_LOW1 CAN_TSR_LOW1_Msk /*!<Lowest Priority Flag for Mailbox 1 */
1790 #define CAN_TSR_LOW2_Pos (31U)
1791 #define CAN_TSR_LOW2_Msk (0x1U << CAN_TSR_LOW2_Pos) /*!< 0x80000000 */
1792 #define CAN_TSR_LOW2 CAN_TSR_LOW2_Msk /*!<Lowest Priority Flag for Mailbox 2 */
1793
1794 /******************* Bit definition for CAN_RF0R register *******************/
1795 #define CAN_RF0R_FMP0_Pos (0U)
1796 #define CAN_RF0R_FMP0_Msk (0x3U << CAN_RF0R_FMP0_Pos) /*!< 0x00000003 */
1797 #define CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk /*!<FIFO 0 Message Pending */
1798 #define CAN_RF0R_FULL0_Pos (3U)
1799 #define CAN_RF0R_FULL0_Msk (0x1U << CAN_RF0R_FULL0_Pos) /*!< 0x00000008 */
1800 #define CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk /*!<FIFO 0 Full */
1801 #define CAN_RF0R_FOVR0_Pos (4U)
1802 #define CAN_RF0R_FOVR0_Msk (0x1U << CAN_RF0R_FOVR0_Pos) /*!< 0x00000010 */
1803 #define CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk /*!<FIFO 0 Overrun */
1804 #define CAN_RF0R_RFOM0_Pos (5U)
1805 #define CAN_RF0R_RFOM0_Msk (0x1U << CAN_RF0R_RFOM0_Pos) /*!< 0x00000020 */
1806 #define CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk /*!<Release FIFO 0 Output Mailbox */
1807
1808 /******************* Bit definition for CAN_RF1R register *******************/
1809 #define CAN_RF1R_FMP1_Pos (0U)
1810 #define CAN_RF1R_FMP1_Msk (0x3U << CAN_RF1R_FMP1_Pos) /*!< 0x00000003 */
1811 #define CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk /*!<FIFO 1 Message Pending */
1812 #define CAN_RF1R_FULL1_Pos (3U)
1813 #define CAN_RF1R_FULL1_Msk (0x1U << CAN_RF1R_FULL1_Pos) /*!< 0x00000008 */
1814 #define CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk /*!<FIFO 1 Full */
1815 #define CAN_RF1R_FOVR1_Pos (4U)
1816 #define CAN_RF1R_FOVR1_Msk (0x1U << CAN_RF1R_FOVR1_Pos) /*!< 0x00000010 */
1817 #define CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk /*!<FIFO 1 Overrun */
1818 #define CAN_RF1R_RFOM1_Pos (5U)
1819 #define CAN_RF1R_RFOM1_Msk (0x1U << CAN_RF1R_RFOM1_Pos) /*!< 0x00000020 */
1820 #define CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk /*!<Release FIFO 1 Output Mailbox */
1821
1822 /******************** Bit definition for CAN_IER register *******************/
1823 #define CAN_IER_TMEIE_Pos (0U)
1824 #define CAN_IER_TMEIE_Msk (0x1U << CAN_IER_TMEIE_Pos) /*!< 0x00000001 */
1825 #define CAN_IER_TMEIE CAN_IER_TMEIE_Msk /*!<Transmit Mailbox Empty Interrupt Enable */
1826 #define CAN_IER_FMPIE0_Pos (1U)
1827 #define CAN_IER_FMPIE0_Msk (0x1U << CAN_IER_FMPIE0_Pos) /*!< 0x00000002 */
1828 #define CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk /*!<FIFO Message Pending Interrupt Enable */
1829 #define CAN_IER_FFIE0_Pos (2U)
1830 #define CAN_IER_FFIE0_Msk (0x1U << CAN_IER_FFIE0_Pos) /*!< 0x00000004 */
1831 #define CAN_IER_FFIE0 CAN_IER_FFIE0_Msk /*!<FIFO Full Interrupt Enable */
1832 #define CAN_IER_FOVIE0_Pos (3U)
1833 #define CAN_IER_FOVIE0_Msk (0x1U << CAN_IER_FOVIE0_Pos) /*!< 0x00000008 */
1834 #define CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk /*!<FIFO Overrun Interrupt Enable */
1835 #define CAN_IER_FMPIE1_Pos (4U)
1836 #define CAN_IER_FMPIE1_Msk (0x1U << CAN_IER_FMPIE1_Pos) /*!< 0x00000010 */
1837 #define CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk /*!<FIFO Message Pending Interrupt Enable */
1838 #define CAN_IER_FFIE1_Pos (5U)
1839 #define CAN_IER_FFIE1_Msk (0x1U << CAN_IER_FFIE1_Pos) /*!< 0x00000020 */
1840 #define CAN_IER_FFIE1 CAN_IER_FFIE1_Msk /*!<FIFO Full Interrupt Enable */
1841 #define CAN_IER_FOVIE1_Pos (6U)
1842 #define CAN_IER_FOVIE1_Msk (0x1U << CAN_IER_FOVIE1_Pos) /*!< 0x00000040 */
1843 #define CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk /*!<FIFO Overrun Interrupt Enable */
1844 #define CAN_IER_EWGIE_Pos (8U)
1845 #define CAN_IER_EWGIE_Msk (0x1U << CAN_IER_EWGIE_Pos) /*!< 0x00000100 */
1846 #define CAN_IER_EWGIE CAN_IER_EWGIE_Msk /*!<Error Warning Interrupt Enable */
1847 #define CAN_IER_EPVIE_Pos (9U)
1848 #define CAN_IER_EPVIE_Msk (0x1U << CAN_IER_EPVIE_Pos) /*!< 0x00000200 */
1849 #define CAN_IER_EPVIE CAN_IER_EPVIE_Msk /*!<Error Passive Interrupt Enable */
1850 #define CAN_IER_BOFIE_Pos (10U)
1851 #define CAN_IER_BOFIE_Msk (0x1U << CAN_IER_BOFIE_Pos) /*!< 0x00000400 */
1852 #define CAN_IER_BOFIE CAN_IER_BOFIE_Msk /*!<Bus-Off Interrupt Enable */
1853 #define CAN_IER_LECIE_Pos (11U)
1854 #define CAN_IER_LECIE_Msk (0x1U << CAN_IER_LECIE_Pos) /*!< 0x00000800 */
1855 #define CAN_IER_LECIE CAN_IER_LECIE_Msk /*!<Last Error Code Interrupt Enable */
1856 #define CAN_IER_ERRIE_Pos (15U)
1857 #define CAN_IER_ERRIE_Msk (0x1U << CAN_IER_ERRIE_Pos) /*!< 0x00008000 */
1858 #define CAN_IER_ERRIE CAN_IER_ERRIE_Msk /*!<Error Interrupt Enable */
1859 #define CAN_IER_WKUIE_Pos (16U)
1860 #define CAN_IER_WKUIE_Msk (0x1U << CAN_IER_WKUIE_Pos) /*!< 0x00010000 */
1861 #define CAN_IER_WKUIE CAN_IER_WKUIE_Msk /*!<Wakeup Interrupt Enable */
1862 #define CAN_IER_SLKIE_Pos (17U)
1863 #define CAN_IER_SLKIE_Msk (0x1U << CAN_IER_SLKIE_Pos) /*!< 0x00020000 */
1864 #define CAN_IER_SLKIE CAN_IER_SLKIE_Msk /*!<Sleep Interrupt Enable */
1865 #define CAN_IER_EWGIE_Pos (8U)
1866
1867 /******************** Bit definition for CAN_ESR register *******************/
1868 #define CAN_ESR_EWGF_Pos (0U)
1869 #define CAN_ESR_EWGF_Msk (0x1U << CAN_ESR_EWGF_Pos) /*!< 0x00000001 */
1870 #define CAN_ESR_EWGF CAN_ESR_EWGF_Msk /*!<Error Warning Flag */
1871 #define CAN_ESR_EPVF_Pos (1U)
1872 #define CAN_ESR_EPVF_Msk (0x1U << CAN_ESR_EPVF_Pos) /*!< 0x00000002 */
1873 #define CAN_ESR_EPVF CAN_ESR_EPVF_Msk /*!<Error Passive Flag */
1874 #define CAN_ESR_BOFF_Pos (2U)
1875 #define CAN_ESR_BOFF_Msk (0x1U << CAN_ESR_BOFF_Pos) /*!< 0x00000004 */
1876 #define CAN_ESR_BOFF CAN_ESR_BOFF_Msk /*!<Bus-Off Flag */
1877
1878 #define CAN_ESR_LEC_Pos (4U)
1879 #define CAN_ESR_LEC_Msk (0x7U << CAN_ESR_LEC_Pos) /*!< 0x00000070 */
1880 #define CAN_ESR_LEC CAN_ESR_LEC_Msk /*!<LEC[2:0] bits (Last Error Code) */
1881 #define CAN_ESR_LEC_0 (0x1U << CAN_ESR_LEC_Pos) /*!< 0x00000010 */
1882 #define CAN_ESR_LEC_1 (0x2U << CAN_ESR_LEC_Pos) /*!< 0x00000020 */
1883 #define CAN_ESR_LEC_2 (0x4U << CAN_ESR_LEC_Pos) /*!< 0x00000040 */
1884
1885 #define CAN_ESR_TEC_Pos (16U)
1886 #define CAN_ESR_TEC_Msk (0xFFU << CAN_ESR_TEC_Pos) /*!< 0x00FF0000 */
1887 #define CAN_ESR_TEC CAN_ESR_TEC_Msk /*!<Least significant byte of the 9-bit Transmit Error Counter */
1888 #define CAN_ESR_REC_Pos (24U)
1889 #define CAN_ESR_REC_Msk (0xFFU << CAN_ESR_REC_Pos) /*!< 0xFF000000 */
1890 #define CAN_ESR_REC CAN_ESR_REC_Msk /*!<Receive Error Counter */
1891
1892 /******************* Bit definition for CAN_BTR register ********************/
1893 #define CAN_BTR_BRP_Pos (0U)
1894 #define CAN_BTR_BRP_Msk (0x3FFU << CAN_BTR_BRP_Pos) /*!< 0x000003FF */
1895 #define CAN_BTR_BRP CAN_BTR_BRP_Msk /*!<Baud Rate Prescaler */
1896 #define CAN_BTR_TS1_Pos (16U)
1897 #define CAN_BTR_TS1_Msk (0xFU << CAN_BTR_TS1_Pos) /*!< 0x000F0000 */
1898 #define CAN_BTR_TS1 CAN_BTR_TS1_Msk /*!<Time Segment 1 */
1899 #define CAN_BTR_TS1_0 (0x1U << CAN_BTR_TS1_Pos) /*!< 0x00010000 */
1900 #define CAN_BTR_TS1_1 (0x2U << CAN_BTR_TS1_Pos) /*!< 0x00020000 */
1901 #define CAN_BTR_TS1_2 (0x4U << CAN_BTR_TS1_Pos) /*!< 0x00040000 */
1902 #define CAN_BTR_TS1_3 (0x8U << CAN_BTR_TS1_Pos) /*!< 0x00080000 */
1903 #define CAN_BTR_TS2_Pos (20U)
1904 #define CAN_BTR_TS2_Msk (0x7U << CAN_BTR_TS2_Pos) /*!< 0x00700000 */
1905 #define CAN_BTR_TS2 CAN_BTR_TS2_Msk /*!<Time Segment 2 */
1906 #define CAN_BTR_TS2_0 (0x1U << CAN_BTR_TS2_Pos) /*!< 0x00100000 */
1907 #define CAN_BTR_TS2_1 (0x2U << CAN_BTR_TS2_Pos) /*!< 0x00200000 */
1908 #define CAN_BTR_TS2_2 (0x4U << CAN_BTR_TS2_Pos) /*!< 0x00400000 */
1909 #define CAN_BTR_SJW_Pos (24U)
1910 #define CAN_BTR_SJW_Msk (0x3U << CAN_BTR_SJW_Pos) /*!< 0x03000000 */
1911 #define CAN_BTR_SJW CAN_BTR_SJW_Msk /*!<Resynchronization Jump Width */
1912 #define CAN_BTR_SJW_0 (0x1U << CAN_BTR_SJW_Pos) /*!< 0x01000000 */
1913 #define CAN_BTR_SJW_1 (0x2U << CAN_BTR_SJW_Pos) /*!< 0x02000000 */
1914 #define CAN_BTR_LBKM_Pos (30U)
1915 #define CAN_BTR_LBKM_Msk (0x1U << CAN_BTR_LBKM_Pos) /*!< 0x40000000 */
1916 #define CAN_BTR_LBKM CAN_BTR_LBKM_Msk /*!<Loop Back Mode (Debug) */
1917 #define CAN_BTR_SILM_Pos (31U)
1918 #define CAN_BTR_SILM_Msk (0x1U << CAN_BTR_SILM_Pos) /*!< 0x80000000 */
1919 #define CAN_BTR_SILM CAN_BTR_SILM_Msk /*!<Silent Mode */
1920
1921
1922 /*!<Mailbox registers */
1923 /****************** Bit definition for CAN_TI0R register ********************/
1924 #define CAN_TI0R_TXRQ_Pos (0U)
1925 #define CAN_TI0R_TXRQ_Msk (0x1U << CAN_TI0R_TXRQ_Pos) /*!< 0x00000001 */
1926 #define CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk /*!<Transmit Mailbox Request */
1927 #define CAN_TI0R_RTR_Pos (1U)
1928 #define CAN_TI0R_RTR_Msk (0x1U << CAN_TI0R_RTR_Pos) /*!< 0x00000002 */
1929 #define CAN_TI0R_RTR CAN_TI0R_RTR_Msk /*!<Remote Transmission Request */
1930 #define CAN_TI0R_IDE_Pos (2U)
1931 #define CAN_TI0R_IDE_Msk (0x1U << CAN_TI0R_IDE_Pos) /*!< 0x00000004 */
1932 #define CAN_TI0R_IDE CAN_TI0R_IDE_Msk /*!<Identifier Extension */
1933 #define CAN_TI0R_EXID_Pos (3U)
1934 #define CAN_TI0R_EXID_Msk (0x3FFFFU << CAN_TI0R_EXID_Pos) /*!< 0x001FFFF8 */
1935 #define CAN_TI0R_EXID CAN_TI0R_EXID_Msk /*!<Extended Identifier */
1936 #define CAN_TI0R_STID_Pos (21U)
1937 #define CAN_TI0R_STID_Msk (0x7FFU << CAN_TI0R_STID_Pos) /*!< 0xFFE00000 */
1938 #define CAN_TI0R_STID CAN_TI0R_STID_Msk /*!<Standard Identifier or Extended Identifier */
1939
1940 /****************** Bit definition for CAN_TDT0R register *******************/
1941 #define CAN_TDT0R_DLC_Pos (0U)
1942 #define CAN_TDT0R_DLC_Msk (0xFU << CAN_TDT0R_DLC_Pos) /*!< 0x0000000F */
1943 #define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk /*!<Data Length Code */
1944 #define CAN_TDT0R_TGT_Pos (8U)
1945 #define CAN_TDT0R_TGT_Msk (0x1U << CAN_TDT0R_TGT_Pos) /*!< 0x00000100 */
1946 #define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk /*!<Transmit Global Time */
1947 #define CAN_TDT0R_TIME_Pos (16U)
1948 #define CAN_TDT0R_TIME_Msk (0xFFFFU << CAN_TDT0R_TIME_Pos) /*!< 0xFFFF0000 */
1949 #define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk /*!<Message Time Stamp */
1950
1951 /****************** Bit definition for CAN_TDL0R register *******************/
1952 #define CAN_TDL0R_DATA0_Pos (0U)
1953 #define CAN_TDL0R_DATA0_Msk (0xFFU << CAN_TDL0R_DATA0_Pos) /*!< 0x000000FF */
1954 #define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk /*!<Data byte 0 */
1955 #define CAN_TDL0R_DATA1_Pos (8U)
1956 #define CAN_TDL0R_DATA1_Msk (0xFFU << CAN_TDL0R_DATA1_Pos) /*!< 0x0000FF00 */
1957 #define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk /*!<Data byte 1 */
1958 #define CAN_TDL0R_DATA2_Pos (16U)
1959 #define CAN_TDL0R_DATA2_Msk (0xFFU << CAN_TDL0R_DATA2_Pos) /*!< 0x00FF0000 */
1960 #define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk /*!<Data byte 2 */
1961 #define CAN_TDL0R_DATA3_Pos (24U)
1962 #define CAN_TDL0R_DATA3_Msk (0xFFU << CAN_TDL0R_DATA3_Pos) /*!< 0xFF000000 */
1963 #define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk /*!<Data byte 3 */
1964
1965 /****************** Bit definition for CAN_TDH0R register *******************/
1966 #define CAN_TDH0R_DATA4_Pos (0U)
1967 #define CAN_TDH0R_DATA4_Msk (0xFFU << CAN_TDH0R_DATA4_Pos) /*!< 0x000000FF */
1968 #define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk /*!<Data byte 4 */
1969 #define CAN_TDH0R_DATA5_Pos (8U)
1970 #define CAN_TDH0R_DATA5_Msk (0xFFU << CAN_TDH0R_DATA5_Pos) /*!< 0x0000FF00 */
1971 #define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk /*!<Data byte 5 */
1972 #define CAN_TDH0R_DATA6_Pos (16U)
1973 #define CAN_TDH0R_DATA6_Msk (0xFFU << CAN_TDH0R_DATA6_Pos) /*!< 0x00FF0000 */
1974 #define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk /*!<Data byte 6 */
1975 #define CAN_TDH0R_DATA7_Pos (24U)
1976 #define CAN_TDH0R_DATA7_Msk (0xFFU << CAN_TDH0R_DATA7_Pos) /*!< 0xFF000000 */
1977 #define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk /*!<Data byte 7 */
1978
1979 /******************* Bit definition for CAN_TI1R register *******************/
1980 #define CAN_TI1R_TXRQ_Pos (0U)
1981 #define CAN_TI1R_TXRQ_Msk (0x1U << CAN_TI1R_TXRQ_Pos) /*!< 0x00000001 */
1982 #define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk /*!<Transmit Mailbox Request */
1983 #define CAN_TI1R_RTR_Pos (1U)
1984 #define CAN_TI1R_RTR_Msk (0x1U << CAN_TI1R_RTR_Pos) /*!< 0x00000002 */
1985 #define CAN_TI1R_RTR CAN_TI1R_RTR_Msk /*!<Remote Transmission Request */
1986 #define CAN_TI1R_IDE_Pos (2U)
1987 #define CAN_TI1R_IDE_Msk (0x1U << CAN_TI1R_IDE_Pos) /*!< 0x00000004 */
1988 #define CAN_TI1R_IDE CAN_TI1R_IDE_Msk /*!<Identifier Extension */
1989 #define CAN_TI1R_EXID_Pos (3U)
1990 #define CAN_TI1R_EXID_Msk (0x3FFFFU << CAN_TI1R_EXID_Pos) /*!< 0x001FFFF8 */
1991 #define CAN_TI1R_EXID CAN_TI1R_EXID_Msk /*!<Extended Identifier */
1992 #define CAN_TI1R_STID_Pos (21U)
1993 #define CAN_TI1R_STID_Msk (0x7FFU << CAN_TI1R_STID_Pos) /*!< 0xFFE00000 */
1994 #define CAN_TI1R_STID CAN_TI1R_STID_Msk /*!<Standard Identifier or Extended Identifier */
1995
1996 /******************* Bit definition for CAN_TDT1R register ******************/
1997 #define CAN_TDT1R_DLC_Pos (0U)
1998 #define CAN_TDT1R_DLC_Msk (0xFU << CAN_TDT1R_DLC_Pos) /*!< 0x0000000F */
1999 #define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk /*!<Data Length Code */
2000 #define CAN_TDT1R_TGT_Pos (8U)
2001 #define CAN_TDT1R_TGT_Msk (0x1U << CAN_TDT1R_TGT_Pos) /*!< 0x00000100 */
2002 #define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk /*!<Transmit Global Time */
2003 #define CAN_TDT1R_TIME_Pos (16U)
2004 #define CAN_TDT1R_TIME_Msk (0xFFFFU << CAN_TDT1R_TIME_Pos) /*!< 0xFFFF0000 */
2005 #define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk /*!<Message Time Stamp */
2006
2007 /******************* Bit definition for CAN_TDL1R register ******************/
2008 #define CAN_TDL1R_DATA0_Pos (0U)
2009 #define CAN_TDL1R_DATA0_Msk (0xFFU << CAN_TDL1R_DATA0_Pos) /*!< 0x000000FF */
2010 #define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk /*!<Data byte 0 */
2011 #define CAN_TDL1R_DATA1_Pos (8U)
2012 #define CAN_TDL1R_DATA1_Msk (0xFFU << CAN_TDL1R_DATA1_Pos) /*!< 0x0000FF00 */
2013 #define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk /*!<Data byte 1 */
2014 #define CAN_TDL1R_DATA2_Pos (16U)
2015 #define CAN_TDL1R_DATA2_Msk (0xFFU << CAN_TDL1R_DATA2_Pos) /*!< 0x00FF0000 */
2016 #define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk /*!<Data byte 2 */
2017 #define CAN_TDL1R_DATA3_Pos (24U)
2018 #define CAN_TDL1R_DATA3_Msk (0xFFU << CAN_TDL1R_DATA3_Pos) /*!< 0xFF000000 */
2019 #define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk /*!<Data byte 3 */
2020
2021 /******************* Bit definition for CAN_TDH1R register ******************/
2022 #define CAN_TDH1R_DATA4_Pos (0U)
2023 #define CAN_TDH1R_DATA4_Msk (0xFFU << CAN_TDH1R_DATA4_Pos) /*!< 0x000000FF */
2024 #define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk /*!<Data byte 4 */
2025 #define CAN_TDH1R_DATA5_Pos (8U)
2026 #define CAN_TDH1R_DATA5_Msk (0xFFU << CAN_TDH1R_DATA5_Pos) /*!< 0x0000FF00 */
2027 #define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk /*!<Data byte 5 */
2028 #define CAN_TDH1R_DATA6_Pos (16U)
2029 #define CAN_TDH1R_DATA6_Msk (0xFFU << CAN_TDH1R_DATA6_Pos) /*!< 0x00FF0000 */
2030 #define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk /*!<Data byte 6 */
2031 #define CAN_TDH1R_DATA7_Pos (24U)
2032 #define CAN_TDH1R_DATA7_Msk (0xFFU << CAN_TDH1R_DATA7_Pos) /*!< 0xFF000000 */
2033 #define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk /*!<Data byte 7 */
2034
2035 /******************* Bit definition for CAN_TI2R register *******************/
2036 #define CAN_TI2R_TXRQ_Pos (0U)
2037 #define CAN_TI2R_TXRQ_Msk (0x1U << CAN_TI2R_TXRQ_Pos) /*!< 0x00000001 */
2038 #define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk /*!<Transmit Mailbox Request */
2039 #define CAN_TI2R_RTR_Pos (1U)
2040 #define CAN_TI2R_RTR_Msk (0x1U << CAN_TI2R_RTR_Pos) /*!< 0x00000002 */
2041 #define CAN_TI2R_RTR CAN_TI2R_RTR_Msk /*!<Remote Transmission Request */
2042 #define CAN_TI2R_IDE_Pos (2U)
2043 #define CAN_TI2R_IDE_Msk (0x1U << CAN_TI2R_IDE_Pos) /*!< 0x00000004 */
2044 #define CAN_TI2R_IDE CAN_TI2R_IDE_Msk /*!<Identifier Extension */
2045 #define CAN_TI2R_EXID_Pos (3U)
2046 #define CAN_TI2R_EXID_Msk (0x3FFFFU << CAN_TI2R_EXID_Pos) /*!< 0x001FFFF8 */
2047 #define CAN_TI2R_EXID CAN_TI2R_EXID_Msk /*!<Extended identifier */
2048 #define CAN_TI2R_STID_Pos (21U)
2049 #define CAN_TI2R_STID_Msk (0x7FFU << CAN_TI2R_STID_Pos) /*!< 0xFFE00000 */
2050 #define CAN_TI2R_STID CAN_TI2R_STID_Msk /*!<Standard Identifier or Extended Identifier */
2051
2052 /******************* Bit definition for CAN_TDT2R register ******************/
2053 #define CAN_TDT2R_DLC_Pos (0U)
2054 #define CAN_TDT2R_DLC_Msk (0xFU << CAN_TDT2R_DLC_Pos) /*!< 0x0000000F */
2055 #define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk /*!<Data Length Code */
2056 #define CAN_TDT2R_TGT_Pos (8U)
2057 #define CAN_TDT2R_TGT_Msk (0x1U << CAN_TDT2R_TGT_Pos) /*!< 0x00000100 */
2058 #define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk /*!<Transmit Global Time */
2059 #define CAN_TDT2R_TIME_Pos (16U)
2060 #define CAN_TDT2R_TIME_Msk (0xFFFFU << CAN_TDT2R_TIME_Pos) /*!< 0xFFFF0000 */
2061 #define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk /*!<Message Time Stamp */
2062
2063 /******************* Bit definition for CAN_TDL2R register ******************/
2064 #define CAN_TDL2R_DATA0_Pos (0U)
2065 #define CAN_TDL2R_DATA0_Msk (0xFFU << CAN_TDL2R_DATA0_Pos) /*!< 0x000000FF */
2066 #define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk /*!<Data byte 0 */
2067 #define CAN_TDL2R_DATA1_Pos (8U)
2068 #define CAN_TDL2R_DATA1_Msk (0xFFU << CAN_TDL2R_DATA1_Pos) /*!< 0x0000FF00 */
2069 #define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk /*!<Data byte 1 */
2070 #define CAN_TDL2R_DATA2_Pos (16U)
2071 #define CAN_TDL2R_DATA2_Msk (0xFFU << CAN_TDL2R_DATA2_Pos) /*!< 0x00FF0000 */
2072 #define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk /*!<Data byte 2 */
2073 #define CAN_TDL2R_DATA3_Pos (24U)
2074 #define CAN_TDL2R_DATA3_Msk (0xFFU << CAN_TDL2R_DATA3_Pos) /*!< 0xFF000000 */
2075 #define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk /*!<Data byte 3 */
2076
2077 /******************* Bit definition for CAN_TDH2R register ******************/
2078 #define CAN_TDH2R_DATA4_Pos (0U)
2079 #define CAN_TDH2R_DATA4_Msk (0xFFU << CAN_TDH2R_DATA4_Pos) /*!< 0x000000FF */
2080 #define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk /*!<Data byte 4 */
2081 #define CAN_TDH2R_DATA5_Pos (8U)
2082 #define CAN_TDH2R_DATA5_Msk (0xFFU << CAN_TDH2R_DATA5_Pos) /*!< 0x0000FF00 */
2083 #define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk /*!<Data byte 5 */
2084 #define CAN_TDH2R_DATA6_Pos (16U)
2085 #define CAN_TDH2R_DATA6_Msk (0xFFU << CAN_TDH2R_DATA6_Pos) /*!< 0x00FF0000 */
2086 #define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk /*!<Data byte 6 */
2087 #define CAN_TDH2R_DATA7_Pos (24U)
2088 #define CAN_TDH2R_DATA7_Msk (0xFFU << CAN_TDH2R_DATA7_Pos) /*!< 0xFF000000 */
2089 #define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk /*!<Data byte 7 */
2090
2091 /******************* Bit definition for CAN_RI0R register *******************/
2092 #define CAN_RI0R_RTR_Pos (1U)
2093 #define CAN_RI0R_RTR_Msk (0x1U << CAN_RI0R_RTR_Pos) /*!< 0x00000002 */
2094 #define CAN_RI0R_RTR CAN_RI0R_RTR_Msk /*!<Remote Transmission Request */
2095 #define CAN_RI0R_IDE_Pos (2U)
2096 #define CAN_RI0R_IDE_Msk (0x1U << CAN_RI0R_IDE_Pos) /*!< 0x00000004 */
2097 #define CAN_RI0R_IDE CAN_RI0R_IDE_Msk /*!<Identifier Extension */
2098 #define CAN_RI0R_EXID_Pos (3U)
2099 #define CAN_RI0R_EXID_Msk (0x3FFFFU << CAN_RI0R_EXID_Pos) /*!< 0x001FFFF8 */
2100 #define CAN_RI0R_EXID CAN_RI0R_EXID_Msk /*!<Extended Identifier */
2101 #define CAN_RI0R_STID_Pos (21U)
2102 #define CAN_RI0R_STID_Msk (0x7FFU << CAN_RI0R_STID_Pos) /*!< 0xFFE00000 */
2103 #define CAN_RI0R_STID CAN_RI0R_STID_Msk /*!<Standard Identifier or Extended Identifier */
2104
2105 /******************* Bit definition for CAN_RDT0R register ******************/
2106 #define CAN_RDT0R_DLC_Pos (0U)
2107 #define CAN_RDT0R_DLC_Msk (0xFU << CAN_RDT0R_DLC_Pos) /*!< 0x0000000F */
2108 #define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk /*!<Data Length Code */
2109 #define CAN_RDT0R_FMI_Pos (8U)
2110 #define CAN_RDT0R_FMI_Msk (0xFFU << CAN_RDT0R_FMI_Pos) /*!< 0x0000FF00 */
2111 #define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk /*!<Filter Match Index */
2112 #define CAN_RDT0R_TIME_Pos (16U)
2113 #define CAN_RDT0R_TIME_Msk (0xFFFFU << CAN_RDT0R_TIME_Pos) /*!< 0xFFFF0000 */
2114 #define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk /*!<Message Time Stamp */
2115
2116 /******************* Bit definition for CAN_RDL0R register ******************/
2117 #define CAN_RDL0R_DATA0_Pos (0U)
2118 #define CAN_RDL0R_DATA0_Msk (0xFFU << CAN_RDL0R_DATA0_Pos) /*!< 0x000000FF */
2119 #define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk /*!<Data byte 0 */
2120 #define CAN_RDL0R_DATA1_Pos (8U)
2121 #define CAN_RDL0R_DATA1_Msk (0xFFU << CAN_RDL0R_DATA1_Pos) /*!< 0x0000FF00 */
2122 #define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk /*!<Data byte 1 */
2123 #define CAN_RDL0R_DATA2_Pos (16U)
2124 #define CAN_RDL0R_DATA2_Msk (0xFFU << CAN_RDL0R_DATA2_Pos) /*!< 0x00FF0000 */
2125 #define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk /*!<Data byte 2 */
2126 #define CAN_RDL0R_DATA3_Pos (24U)
2127 #define CAN_RDL0R_DATA3_Msk (0xFFU << CAN_RDL0R_DATA3_Pos) /*!< 0xFF000000 */
2128 #define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk /*!<Data byte 3 */
2129
2130 /******************* Bit definition for CAN_RDH0R register ******************/
2131 #define CAN_RDH0R_DATA4_Pos (0U)
2132 #define CAN_RDH0R_DATA4_Msk (0xFFU << CAN_RDH0R_DATA4_Pos) /*!< 0x000000FF */
2133 #define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk /*!<Data byte 4 */
2134 #define CAN_RDH0R_DATA5_Pos (8U)
2135 #define CAN_RDH0R_DATA5_Msk (0xFFU << CAN_RDH0R_DATA5_Pos) /*!< 0x0000FF00 */
2136 #define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk /*!<Data byte 5 */
2137 #define CAN_RDH0R_DATA6_Pos (16U)
2138 #define CAN_RDH0R_DATA6_Msk (0xFFU << CAN_RDH0R_DATA6_Pos) /*!< 0x00FF0000 */
2139 #define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk /*!<Data byte 6 */
2140 #define CAN_RDH0R_DATA7_Pos (24U)
2141 #define CAN_RDH0R_DATA7_Msk (0xFFU << CAN_RDH0R_DATA7_Pos) /*!< 0xFF000000 */
2142 #define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk /*!<Data byte 7 */
2143
2144 /******************* Bit definition for CAN_RI1R register *******************/
2145 #define CAN_RI1R_RTR_Pos (1U)
2146 #define CAN_RI1R_RTR_Msk (0x1U << CAN_RI1R_RTR_Pos) /*!< 0x00000002 */
2147 #define CAN_RI1R_RTR CAN_RI1R_RTR_Msk /*!<Remote Transmission Request */
2148 #define CAN_RI1R_IDE_Pos (2U)
2149 #define CAN_RI1R_IDE_Msk (0x1U << CAN_RI1R_IDE_Pos) /*!< 0x00000004 */
2150 #define CAN_RI1R_IDE CAN_RI1R_IDE_Msk /*!<Identifier Extension */
2151 #define CAN_RI1R_EXID_Pos (3U)
2152 #define CAN_RI1R_EXID_Msk (0x3FFFFU << CAN_RI1R_EXID_Pos) /*!< 0x001FFFF8 */
2153 #define CAN_RI1R_EXID CAN_RI1R_EXID_Msk /*!<Extended identifier */
2154 #define CAN_RI1R_STID_Pos (21U)
2155 #define CAN_RI1R_STID_Msk (0x7FFU << CAN_RI1R_STID_Pos) /*!< 0xFFE00000 */
2156 #define CAN_RI1R_STID CAN_RI1R_STID_Msk /*!<Standard Identifier or Extended Identifier */
2157
2158 /******************* Bit definition for CAN_RDT1R register ******************/
2159 #define CAN_RDT1R_DLC_Pos (0U)
2160 #define CAN_RDT1R_DLC_Msk (0xFU << CAN_RDT1R_DLC_Pos) /*!< 0x0000000F */
2161 #define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk /*!<Data Length Code */
2162 #define CAN_RDT1R_FMI_Pos (8U)
2163 #define CAN_RDT1R_FMI_Msk (0xFFU << CAN_RDT1R_FMI_Pos) /*!< 0x0000FF00 */
2164 #define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk /*!<Filter Match Index */
2165 #define CAN_RDT1R_TIME_Pos (16U)
2166 #define CAN_RDT1R_TIME_Msk (0xFFFFU << CAN_RDT1R_TIME_Pos) /*!< 0xFFFF0000 */
2167 #define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk /*!<Message Time Stamp */
2168
2169 /******************* Bit definition for CAN_RDL1R register ******************/
2170 #define CAN_RDL1R_DATA0_Pos (0U)
2171 #define CAN_RDL1R_DATA0_Msk (0xFFU << CAN_RDL1R_DATA0_Pos) /*!< 0x000000FF */
2172 #define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk /*!<Data byte 0 */
2173 #define CAN_RDL1R_DATA1_Pos (8U)
2174 #define CAN_RDL1R_DATA1_Msk (0xFFU << CAN_RDL1R_DATA1_Pos) /*!< 0x0000FF00 */
2175 #define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk /*!<Data byte 1 */
2176 #define CAN_RDL1R_DATA2_Pos (16U)
2177 #define CAN_RDL1R_DATA2_Msk (0xFFU << CAN_RDL1R_DATA2_Pos) /*!< 0x00FF0000 */
2178 #define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk /*!<Data byte 2 */
2179 #define CAN_RDL1R_DATA3_Pos (24U)
2180 #define CAN_RDL1R_DATA3_Msk (0xFFU << CAN_RDL1R_DATA3_Pos) /*!< 0xFF000000 */
2181 #define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk /*!<Data byte 3 */
2182
2183 /******************* Bit definition for CAN_RDH1R register ******************/
2184 #define CAN_RDH1R_DATA4_Pos (0U)
2185 #define CAN_RDH1R_DATA4_Msk (0xFFU << CAN_RDH1R_DATA4_Pos) /*!< 0x000000FF */
2186 #define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk /*!<Data byte 4 */
2187 #define CAN_RDH1R_DATA5_Pos (8U)
2188 #define CAN_RDH1R_DATA5_Msk (0xFFU << CAN_RDH1R_DATA5_Pos) /*!< 0x0000FF00 */
2189 #define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk /*!<Data byte 5 */
2190 #define CAN_RDH1R_DATA6_Pos (16U)
2191 #define CAN_RDH1R_DATA6_Msk (0xFFU << CAN_RDH1R_DATA6_Pos) /*!< 0x00FF0000 */
2192 #define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk /*!<Data byte 6 */
2193 #define CAN_RDH1R_DATA7_Pos (24U)
2194 #define CAN_RDH1R_DATA7_Msk (0xFFU << CAN_RDH1R_DATA7_Pos) /*!< 0xFF000000 */
2195 #define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk /*!<Data byte 7 */
2196
2197 /*!<CAN filter registers */
2198 /******************* Bit definition for CAN_FMR register ********************/
2199 #define CAN_FMR_FINIT_Pos (0U)
2200 #define CAN_FMR_FINIT_Msk (0x1U << CAN_FMR_FINIT_Pos) /*!< 0x00000001 */
2201 #define CAN_FMR_FINIT CAN_FMR_FINIT_Msk /*!<Filter Init Mode */
2202 #define CAN_FMR_CAN2SB_Pos (8U)
2203 #define CAN_FMR_CAN2SB_Msk (0x3FU << CAN_FMR_CAN2SB_Pos) /*!< 0x00003F00 */
2204 #define CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk /*!<CAN2 start bank */
2205
2206 /******************* Bit definition for CAN_FM1R register *******************/
2207 #define CAN_FM1R_FBM_Pos (0U)
2208 #define CAN_FM1R_FBM_Msk (0xFFFFFFFU << CAN_FM1R_FBM_Pos) /*!< 0x0FFFFFFF */
2209 #define CAN_FM1R_FBM CAN_FM1R_FBM_Msk /*!<Filter Mode */
2210 #define CAN_FM1R_FBM0_Pos (0U)
2211 #define CAN_FM1R_FBM0_Msk (0x1U << CAN_FM1R_FBM0_Pos) /*!< 0x00000001 */
2212 #define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk /*!<Filter Init Mode bit 0 */
2213 #define CAN_FM1R_FBM1_Pos (1U)
2214 #define CAN_FM1R_FBM1_Msk (0x1U << CAN_FM1R_FBM1_Pos) /*!< 0x00000002 */
2215 #define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk /*!<Filter Init Mode bit 1 */
2216 #define CAN_FM1R_FBM2_Pos (2U)
2217 #define CAN_FM1R_FBM2_Msk (0x1U << CAN_FM1R_FBM2_Pos) /*!< 0x00000004 */
2218 #define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk /*!<Filter Init Mode bit 2 */
2219 #define CAN_FM1R_FBM3_Pos (3U)
2220 #define CAN_FM1R_FBM3_Msk (0x1U << CAN_FM1R_FBM3_Pos) /*!< 0x00000008 */
2221 #define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk /*!<Filter Init Mode bit 3 */
2222 #define CAN_FM1R_FBM4_Pos (4U)
2223 #define CAN_FM1R_FBM4_Msk (0x1U << CAN_FM1R_FBM4_Pos) /*!< 0x00000010 */
2224 #define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk /*!<Filter Init Mode bit 4 */
2225 #define CAN_FM1R_FBM5_Pos (5U)
2226 #define CAN_FM1R_FBM5_Msk (0x1U << CAN_FM1R_FBM5_Pos) /*!< 0x00000020 */
2227 #define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk /*!<Filter Init Mode bit 5 */
2228 #define CAN_FM1R_FBM6_Pos (6U)
2229 #define CAN_FM1R_FBM6_Msk (0x1U << CAN_FM1R_FBM6_Pos) /*!< 0x00000040 */
2230 #define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk /*!<Filter Init Mode bit 6 */
2231 #define CAN_FM1R_FBM7_Pos (7U)
2232 #define CAN_FM1R_FBM7_Msk (0x1U << CAN_FM1R_FBM7_Pos) /*!< 0x00000080 */
2233 #define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk /*!<Filter Init Mode bit 7 */
2234 #define CAN_FM1R_FBM8_Pos (8U)
2235 #define CAN_FM1R_FBM8_Msk (0x1U << CAN_FM1R_FBM8_Pos) /*!< 0x00000100 */
2236 #define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk /*!<Filter Init Mode bit 8 */
2237 #define CAN_FM1R_FBM9_Pos (9U)
2238 #define CAN_FM1R_FBM9_Msk (0x1U << CAN_FM1R_FBM9_Pos) /*!< 0x00000200 */
2239 #define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk /*!<Filter Init Mode bit 9 */
2240 #define CAN_FM1R_FBM10_Pos (10U)
2241 #define CAN_FM1R_FBM10_Msk (0x1U << CAN_FM1R_FBM10_Pos) /*!< 0x00000400 */
2242 #define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk /*!<Filter Init Mode bit 10 */
2243 #define CAN_FM1R_FBM11_Pos (11U)
2244 #define CAN_FM1R_FBM11_Msk (0x1U << CAN_FM1R_FBM11_Pos) /*!< 0x00000800 */
2245 #define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk /*!<Filter Init Mode bit 11 */
2246 #define CAN_FM1R_FBM12_Pos (12U)
2247 #define CAN_FM1R_FBM12_Msk (0x1U << CAN_FM1R_FBM12_Pos) /*!< 0x00001000 */
2248 #define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk /*!<Filter Init Mode bit 12 */
2249 #define CAN_FM1R_FBM13_Pos (13U)
2250 #define CAN_FM1R_FBM13_Msk (0x1U << CAN_FM1R_FBM13_Pos) /*!< 0x00002000 */
2251 #define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk /*!<Filter Init Mode bit 13 */
2252 #define CAN_FM1R_FBM14_Pos (14U)
2253 #define CAN_FM1R_FBM14_Msk (0x1U << CAN_FM1R_FBM14_Pos) /*!< 0x00004000 */
2254 #define CAN_FM1R_FBM14 CAN_FM1R_FBM14_Msk /*!<Filter Init Mode bit 14 */
2255 #define CAN_FM1R_FBM15_Pos (15U)
2256 #define CAN_FM1R_FBM15_Msk (0x1U << CAN_FM1R_FBM15_Pos) /*!< 0x00008000 */
2257 #define CAN_FM1R_FBM15 CAN_FM1R_FBM15_Msk /*!<Filter Init Mode bit 15 */
2258 #define CAN_FM1R_FBM16_Pos (16U)
2259 #define CAN_FM1R_FBM16_Msk (0x1U << CAN_FM1R_FBM16_Pos) /*!< 0x00010000 */
2260 #define CAN_FM1R_FBM16 CAN_FM1R_FBM16_Msk /*!<Filter Init Mode bit 16 */
2261 #define CAN_FM1R_FBM17_Pos (17U)
2262 #define CAN_FM1R_FBM17_Msk (0x1U << CAN_FM1R_FBM17_Pos) /*!< 0x00020000 */
2263 #define CAN_FM1R_FBM17 CAN_FM1R_FBM17_Msk /*!<Filter Init Mode bit 17 */
2264 #define CAN_FM1R_FBM18_Pos (18U)
2265 #define CAN_FM1R_FBM18_Msk (0x1U << CAN_FM1R_FBM18_Pos) /*!< 0x00040000 */
2266 #define CAN_FM1R_FBM18 CAN_FM1R_FBM18_Msk /*!<Filter Init Mode bit 18 */
2267 #define CAN_FM1R_FBM19_Pos (19U)
2268 #define CAN_FM1R_FBM19_Msk (0x1U << CAN_FM1R_FBM19_Pos) /*!< 0x00080000 */
2269 #define CAN_FM1R_FBM19 CAN_FM1R_FBM19_Msk /*!<Filter Init Mode bit 19 */
2270 #define CAN_FM1R_FBM20_Pos (20U)
2271 #define CAN_FM1R_FBM20_Msk (0x1U << CAN_FM1R_FBM20_Pos) /*!< 0x00100000 */
2272 #define CAN_FM1R_FBM20 CAN_FM1R_FBM20_Msk /*!<Filter Init Mode bit 20 */
2273 #define CAN_FM1R_FBM21_Pos (21U)
2274 #define CAN_FM1R_FBM21_Msk (0x1U << CAN_FM1R_FBM21_Pos) /*!< 0x00200000 */
2275 #define CAN_FM1R_FBM21 CAN_FM1R_FBM21_Msk /*!<Filter Init Mode bit 21 */
2276 #define CAN_FM1R_FBM22_Pos (22U)
2277 #define CAN_FM1R_FBM22_Msk (0x1U << CAN_FM1R_FBM22_Pos) /*!< 0x00400000 */
2278 #define CAN_FM1R_FBM22 CAN_FM1R_FBM22_Msk /*!<Filter Init Mode bit 22 */
2279 #define CAN_FM1R_FBM23_Pos (23U)
2280 #define CAN_FM1R_FBM23_Msk (0x1U << CAN_FM1R_FBM23_Pos) /*!< 0x00800000 */
2281 #define CAN_FM1R_FBM23 CAN_FM1R_FBM23_Msk /*!<Filter Init Mode bit 23 */
2282 #define CAN_FM1R_FBM24_Pos (24U)
2283 #define CAN_FM1R_FBM24_Msk (0x1U << CAN_FM1R_FBM24_Pos) /*!< 0x01000000 */
2284 #define CAN_FM1R_FBM24 CAN_FM1R_FBM24_Msk /*!<Filter Init Mode bit 24 */
2285 #define CAN_FM1R_FBM25_Pos (25U)
2286 #define CAN_FM1R_FBM25_Msk (0x1U << CAN_FM1R_FBM25_Pos) /*!< 0x02000000 */
2287 #define CAN_FM1R_FBM25 CAN_FM1R_FBM25_Msk /*!<Filter Init Mode bit 25 */
2288 #define CAN_FM1R_FBM26_Pos (26U)
2289 #define CAN_FM1R_FBM26_Msk (0x1U << CAN_FM1R_FBM26_Pos) /*!< 0x04000000 */
2290 #define CAN_FM1R_FBM26 CAN_FM1R_FBM26_Msk /*!<Filter Init Mode bit 26 */
2291 #define CAN_FM1R_FBM27_Pos (27U)
2292 #define CAN_FM1R_FBM27_Msk (0x1U << CAN_FM1R_FBM27_Pos) /*!< 0x08000000 */
2293 #define CAN_FM1R_FBM27 CAN_FM1R_FBM27_Msk /*!<Filter Init Mode bit 27 */
2294
2295 /******************* Bit definition for CAN_FS1R register *******************/
2296 #define CAN_FS1R_FSC_Pos (0U)
2297 #define CAN_FS1R_FSC_Msk (0xFFFFFFFU << CAN_FS1R_FSC_Pos) /*!< 0x0FFFFFFF */
2298 #define CAN_FS1R_FSC CAN_FS1R_FSC_Msk /*!<Filter Scale Configuration */
2299 #define CAN_FS1R_FSC0_Pos (0U)
2300 #define CAN_FS1R_FSC0_Msk (0x1U << CAN_FS1R_FSC0_Pos) /*!< 0x00000001 */
2301 #define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk /*!<Filter Scale Configuration bit 0 */
2302 #define CAN_FS1R_FSC1_Pos (1U)
2303 #define CAN_FS1R_FSC1_Msk (0x1U << CAN_FS1R_FSC1_Pos) /*!< 0x00000002 */
2304 #define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk /*!<Filter Scale Configuration bit 1 */
2305 #define CAN_FS1R_FSC2_Pos (2U)
2306 #define CAN_FS1R_FSC2_Msk (0x1U << CAN_FS1R_FSC2_Pos) /*!< 0x00000004 */
2307 #define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk /*!<Filter Scale Configuration bit 2 */
2308 #define CAN_FS1R_FSC3_Pos (3U)
2309 #define CAN_FS1R_FSC3_Msk (0x1U << CAN_FS1R_FSC3_Pos) /*!< 0x00000008 */
2310 #define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk /*!<Filter Scale Configuration bit 3 */
2311 #define CAN_FS1R_FSC4_Pos (4U)
2312 #define CAN_FS1R_FSC4_Msk (0x1U << CAN_FS1R_FSC4_Pos) /*!< 0x00000010 */
2313 #define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk /*!<Filter Scale Configuration bit 4 */
2314 #define CAN_FS1R_FSC5_Pos (5U)
2315 #define CAN_FS1R_FSC5_Msk (0x1U << CAN_FS1R_FSC5_Pos) /*!< 0x00000020 */
2316 #define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk /*!<Filter Scale Configuration bit 5 */
2317 #define CAN_FS1R_FSC6_Pos (6U)
2318 #define CAN_FS1R_FSC6_Msk (0x1U << CAN_FS1R_FSC6_Pos) /*!< 0x00000040 */
2319 #define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk /*!<Filter Scale Configuration bit 6 */
2320 #define CAN_FS1R_FSC7_Pos (7U)
2321 #define CAN_FS1R_FSC7_Msk (0x1U << CAN_FS1R_FSC7_Pos) /*!< 0x00000080 */
2322 #define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk /*!<Filter Scale Configuration bit 7 */
2323 #define CAN_FS1R_FSC8_Pos (8U)
2324 #define CAN_FS1R_FSC8_Msk (0x1U << CAN_FS1R_FSC8_Pos) /*!< 0x00000100 */
2325 #define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk /*!<Filter Scale Configuration bit 8 */
2326 #define CAN_FS1R_FSC9_Pos (9U)
2327 #define CAN_FS1R_FSC9_Msk (0x1U << CAN_FS1R_FSC9_Pos) /*!< 0x00000200 */
2328 #define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk /*!<Filter Scale Configuration bit 9 */
2329 #define CAN_FS1R_FSC10_Pos (10U)
2330 #define CAN_FS1R_FSC10_Msk (0x1U << CAN_FS1R_FSC10_Pos) /*!< 0x00000400 */
2331 #define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk /*!<Filter Scale Configuration bit 10 */
2332 #define CAN_FS1R_FSC11_Pos (11U)
2333 #define CAN_FS1R_FSC11_Msk (0x1U << CAN_FS1R_FSC11_Pos) /*!< 0x00000800 */
2334 #define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk /*!<Filter Scale Configuration bit 11 */
2335 #define CAN_FS1R_FSC12_Pos (12U)
2336 #define CAN_FS1R_FSC12_Msk (0x1U << CAN_FS1R_FSC12_Pos) /*!< 0x00001000 */
2337 #define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk /*!<Filter Scale Configuration bit 12 */
2338 #define CAN_FS1R_FSC13_Pos (13U)
2339 #define CAN_FS1R_FSC13_Msk (0x1U << CAN_FS1R_FSC13_Pos) /*!< 0x00002000 */
2340 #define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk /*!<Filter Scale Configuration bit 13 */
2341 #define CAN_FS1R_FSC14_Pos (14U)
2342 #define CAN_FS1R_FSC14_Msk (0x1U << CAN_FS1R_FSC14_Pos) /*!< 0x00004000 */
2343 #define CAN_FS1R_FSC14 CAN_FS1R_FSC14_Msk /*!<Filter Scale Configuration bit 14 */
2344 #define CAN_FS1R_FSC15_Pos (15U)
2345 #define CAN_FS1R_FSC15_Msk (0x1U << CAN_FS1R_FSC15_Pos) /*!< 0x00008000 */
2346 #define CAN_FS1R_FSC15 CAN_FS1R_FSC15_Msk /*!<Filter Scale Configuration bit 15 */
2347 #define CAN_FS1R_FSC16_Pos (16U)
2348 #define CAN_FS1R_FSC16_Msk (0x1U << CAN_FS1R_FSC16_Pos) /*!< 0x00010000 */
2349 #define CAN_FS1R_FSC16 CAN_FS1R_FSC16_Msk /*!<Filter Scale Configuration bit 16 */
2350 #define CAN_FS1R_FSC17_Pos (17U)
2351 #define CAN_FS1R_FSC17_Msk (0x1U << CAN_FS1R_FSC17_Pos) /*!< 0x00020000 */
2352 #define CAN_FS1R_FSC17 CAN_FS1R_FSC17_Msk /*!<Filter Scale Configuration bit 17 */
2353 #define CAN_FS1R_FSC18_Pos (18U)
2354 #define CAN_FS1R_FSC18_Msk (0x1U << CAN_FS1R_FSC18_Pos) /*!< 0x00040000 */
2355 #define CAN_FS1R_FSC18 CAN_FS1R_FSC18_Msk /*!<Filter Scale Configuration bit 18 */
2356 #define CAN_FS1R_FSC19_Pos (19U)
2357 #define CAN_FS1R_FSC19_Msk (0x1U << CAN_FS1R_FSC19_Pos) /*!< 0x00080000 */
2358 #define CAN_FS1R_FSC19 CAN_FS1R_FSC19_Msk /*!<Filter Scale Configuration bit 19 */
2359 #define CAN_FS1R_FSC20_Pos (20U)
2360 #define CAN_FS1R_FSC20_Msk (0x1U << CAN_FS1R_FSC20_Pos) /*!< 0x00100000 */
2361 #define CAN_FS1R_FSC20 CAN_FS1R_FSC20_Msk /*!<Filter Scale Configuration bit 20 */
2362 #define CAN_FS1R_FSC21_Pos (21U)
2363 #define CAN_FS1R_FSC21_Msk (0x1U << CAN_FS1R_FSC21_Pos) /*!< 0x00200000 */
2364 #define CAN_FS1R_FSC21 CAN_FS1R_FSC21_Msk /*!<Filter Scale Configuration bit 21 */
2365 #define CAN_FS1R_FSC22_Pos (22U)
2366 #define CAN_FS1R_FSC22_Msk (0x1U << CAN_FS1R_FSC22_Pos) /*!< 0x00400000 */
2367 #define CAN_FS1R_FSC22 CAN_FS1R_FSC22_Msk /*!<Filter Scale Configuration bit 22 */
2368 #define CAN_FS1R_FSC23_Pos (23U)
2369 #define CAN_FS1R_FSC23_Msk (0x1U << CAN_FS1R_FSC23_Pos) /*!< 0x00800000 */
2370 #define CAN_FS1R_FSC23 CAN_FS1R_FSC23_Msk /*!<Filter Scale Configuration bit 23 */
2371 #define CAN_FS1R_FSC24_Pos (24U)
2372 #define CAN_FS1R_FSC24_Msk (0x1U << CAN_FS1R_FSC24_Pos) /*!< 0x01000000 */
2373 #define CAN_FS1R_FSC24 CAN_FS1R_FSC24_Msk /*!<Filter Scale Configuration bit 24 */
2374 #define CAN_FS1R_FSC25_Pos (25U)
2375 #define CAN_FS1R_FSC25_Msk (0x1U << CAN_FS1R_FSC25_Pos) /*!< 0x02000000 */
2376 #define CAN_FS1R_FSC25 CAN_FS1R_FSC25_Msk /*!<Filter Scale Configuration bit 25 */
2377 #define CAN_FS1R_FSC26_Pos (26U)
2378 #define CAN_FS1R_FSC26_Msk (0x1U << CAN_FS1R_FSC26_Pos) /*!< 0x04000000 */
2379 #define CAN_FS1R_FSC26 CAN_FS1R_FSC26_Msk /*!<Filter Scale Configuration bit 26 */
2380 #define CAN_FS1R_FSC27_Pos (27U)
2381 #define CAN_FS1R_FSC27_Msk (0x1U << CAN_FS1R_FSC27_Pos) /*!< 0x08000000 */
2382 #define CAN_FS1R_FSC27 CAN_FS1R_FSC27_Msk /*!<Filter Scale Configuration bit 27 */
2383
2384 /****************** Bit definition for CAN_FFA1R register *******************/
2385 #define CAN_FFA1R_FFA_Pos (0U)
2386 #define CAN_FFA1R_FFA_Msk (0xFFFFFFFU << CAN_FFA1R_FFA_Pos) /*!< 0x0FFFFFFF */
2387 #define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk /*!<Filter FIFO Assignment */
2388 #define CAN_FFA1R_FFA0_Pos (0U)
2389 #define CAN_FFA1R_FFA0_Msk (0x1U << CAN_FFA1R_FFA0_Pos) /*!< 0x00000001 */
2390 #define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk /*!<Filter FIFO Assignment bit 0 */
2391 #define CAN_FFA1R_FFA1_Pos (1U)
2392 #define CAN_FFA1R_FFA1_Msk (0x1U << CAN_FFA1R_FFA1_Pos) /*!< 0x00000002 */
2393 #define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk /*!<Filter FIFO Assignment bit 1 */
2394 #define CAN_FFA1R_FFA2_Pos (2U)
2395 #define CAN_FFA1R_FFA2_Msk (0x1U << CAN_FFA1R_FFA2_Pos) /*!< 0x00000004 */
2396 #define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk /*!<Filter FIFO Assignment bit 2 */
2397 #define CAN_FFA1R_FFA3_Pos (3U)
2398 #define CAN_FFA1R_FFA3_Msk (0x1U << CAN_FFA1R_FFA3_Pos) /*!< 0x00000008 */
2399 #define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk /*!<Filter FIFO Assignment bit 3 */
2400 #define CAN_FFA1R_FFA4_Pos (4U)
2401 #define CAN_FFA1R_FFA4_Msk (0x1U << CAN_FFA1R_FFA4_Pos) /*!< 0x00000010 */
2402 #define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk /*!<Filter FIFO Assignment bit 4 */
2403 #define CAN_FFA1R_FFA5_Pos (5U)
2404 #define CAN_FFA1R_FFA5_Msk (0x1U << CAN_FFA1R_FFA5_Pos) /*!< 0x00000020 */
2405 #define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk /*!<Filter FIFO Assignment bit 5 */
2406 #define CAN_FFA1R_FFA6_Pos (6U)
2407 #define CAN_FFA1R_FFA6_Msk (0x1U << CAN_FFA1R_FFA6_Pos) /*!< 0x00000040 */
2408 #define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk /*!<Filter FIFO Assignment bit 6 */
2409 #define CAN_FFA1R_FFA7_Pos (7U)
2410 #define CAN_FFA1R_FFA7_Msk (0x1U << CAN_FFA1R_FFA7_Pos) /*!< 0x00000080 */
2411 #define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk /*!<Filter FIFO Assignment bit 7 */
2412 #define CAN_FFA1R_FFA8_Pos (8U)
2413 #define CAN_FFA1R_FFA8_Msk (0x1U << CAN_FFA1R_FFA8_Pos) /*!< 0x00000100 */
2414 #define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk /*!<Filter FIFO Assignment bit 8 */
2415 #define CAN_FFA1R_FFA9_Pos (9U)
2416 #define CAN_FFA1R_FFA9_Msk (0x1U << CAN_FFA1R_FFA9_Pos) /*!< 0x00000200 */
2417 #define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk /*!<Filter FIFO Assignment bit 9 */
2418 #define CAN_FFA1R_FFA10_Pos (10U)
2419 #define CAN_FFA1R_FFA10_Msk (0x1U << CAN_FFA1R_FFA10_Pos) /*!< 0x00000400 */
2420 #define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk /*!<Filter FIFO Assignment bit 10 */
2421 #define CAN_FFA1R_FFA11_Pos (11U)
2422 #define CAN_FFA1R_FFA11_Msk (0x1U << CAN_FFA1R_FFA11_Pos) /*!< 0x00000800 */
2423 #define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk /*!<Filter FIFO Assignment bit 11 */
2424 #define CAN_FFA1R_FFA12_Pos (12U)
2425 #define CAN_FFA1R_FFA12_Msk (0x1U << CAN_FFA1R_FFA12_Pos) /*!< 0x00001000 */
2426 #define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk /*!<Filter FIFO Assignment bit 12 */
2427 #define CAN_FFA1R_FFA13_Pos (13U)
2428 #define CAN_FFA1R_FFA13_Msk (0x1U << CAN_FFA1R_FFA13_Pos) /*!< 0x00002000 */
2429 #define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk /*!<Filter FIFO Assignment bit 13 */
2430 #define CAN_FFA1R_FFA14_Pos (14U)
2431 #define CAN_FFA1R_FFA14_Msk (0x1U << CAN_FFA1R_FFA14_Pos) /*!< 0x00004000 */
2432 #define CAN_FFA1R_FFA14 CAN_FFA1R_FFA14_Msk /*!<Filter FIFO Assignment bit 14 */
2433 #define CAN_FFA1R_FFA15_Pos (15U)
2434 #define CAN_FFA1R_FFA15_Msk (0x1U << CAN_FFA1R_FFA15_Pos) /*!< 0x00008000 */
2435 #define CAN_FFA1R_FFA15 CAN_FFA1R_FFA15_Msk /*!<Filter FIFO Assignment bit 15 */
2436 #define CAN_FFA1R_FFA16_Pos (16U)
2437 #define CAN_FFA1R_FFA16_Msk (0x1U << CAN_FFA1R_FFA16_Pos) /*!< 0x00010000 */
2438 #define CAN_FFA1R_FFA16 CAN_FFA1R_FFA16_Msk /*!<Filter FIFO Assignment bit 16 */
2439 #define CAN_FFA1R_FFA17_Pos (17U)
2440 #define CAN_FFA1R_FFA17_Msk (0x1U << CAN_FFA1R_FFA17_Pos) /*!< 0x00020000 */
2441 #define CAN_FFA1R_FFA17 CAN_FFA1R_FFA17_Msk /*!<Filter FIFO Assignment bit 17 */
2442 #define CAN_FFA1R_FFA18_Pos (18U)
2443 #define CAN_FFA1R_FFA18_Msk (0x1U << CAN_FFA1R_FFA18_Pos) /*!< 0x00040000 */
2444 #define CAN_FFA1R_FFA18 CAN_FFA1R_FFA18_Msk /*!<Filter FIFO Assignment bit 18 */
2445 #define CAN_FFA1R_FFA19_Pos (19U)
2446 #define CAN_FFA1R_FFA19_Msk (0x1U << CAN_FFA1R_FFA19_Pos) /*!< 0x00080000 */
2447 #define CAN_FFA1R_FFA19 CAN_FFA1R_FFA19_Msk /*!<Filter FIFO Assignment bit 19 */
2448 #define CAN_FFA1R_FFA20_Pos (20U)
2449 #define CAN_FFA1R_FFA20_Msk (0x1U << CAN_FFA1R_FFA20_Pos) /*!< 0x00100000 */
2450 #define CAN_FFA1R_FFA20 CAN_FFA1R_FFA20_Msk /*!<Filter FIFO Assignment bit 20 */
2451 #define CAN_FFA1R_FFA21_Pos (21U)
2452 #define CAN_FFA1R_FFA21_Msk (0x1U << CAN_FFA1R_FFA21_Pos) /*!< 0x00200000 */
2453 #define CAN_FFA1R_FFA21 CAN_FFA1R_FFA21_Msk /*!<Filter FIFO Assignment bit 21 */
2454 #define CAN_FFA1R_FFA22_Pos (22U)
2455 #define CAN_FFA1R_FFA22_Msk (0x1U << CAN_FFA1R_FFA22_Pos) /*!< 0x00400000 */
2456 #define CAN_FFA1R_FFA22 CAN_FFA1R_FFA22_Msk /*!<Filter FIFO Assignment bit 22 */
2457 #define CAN_FFA1R_FFA23_Pos (23U)
2458 #define CAN_FFA1R_FFA23_Msk (0x1U << CAN_FFA1R_FFA23_Pos) /*!< 0x00800000 */
2459 #define CAN_FFA1R_FFA23 CAN_FFA1R_FFA23_Msk /*!<Filter FIFO Assignment bit 23 */
2460 #define CAN_FFA1R_FFA24_Pos (24U)
2461 #define CAN_FFA1R_FFA24_Msk (0x1U << CAN_FFA1R_FFA24_Pos) /*!< 0x01000000 */
2462 #define CAN_FFA1R_FFA24 CAN_FFA1R_FFA24_Msk /*!<Filter FIFO Assignment bit 24 */
2463 #define CAN_FFA1R_FFA25_Pos (25U)
2464 #define CAN_FFA1R_FFA25_Msk (0x1U << CAN_FFA1R_FFA25_Pos) /*!< 0x02000000 */
2465 #define CAN_FFA1R_FFA25 CAN_FFA1R_FFA25_Msk /*!<Filter FIFO Assignment bit 25 */
2466 #define CAN_FFA1R_FFA26_Pos (26U)
2467 #define CAN_FFA1R_FFA26_Msk (0x1U << CAN_FFA1R_FFA26_Pos) /*!< 0x04000000 */
2468 #define CAN_FFA1R_FFA26 CAN_FFA1R_FFA26_Msk /*!<Filter FIFO Assignment bit 26 */
2469 #define CAN_FFA1R_FFA27_Pos (27U)
2470 #define CAN_FFA1R_FFA27_Msk (0x1U << CAN_FFA1R_FFA27_Pos) /*!< 0x08000000 */
2471 #define CAN_FFA1R_FFA27 CAN_FFA1R_FFA27_Msk /*!<Filter FIFO Assignment bit 27 */
2472
2473 /******************* Bit definition for CAN_FA1R register *******************/
2474 #define CAN_FA1R_FACT_Pos (0U)
2475 #define CAN_FA1R_FACT_Msk (0xFFFFFFFU << CAN_FA1R_FACT_Pos) /*!< 0x0FFFFFFF */
2476 #define CAN_FA1R_FACT CAN_FA1R_FACT_Msk /*!<Filter Active */
2477 #define CAN_FA1R_FACT0_Pos (0U)
2478 #define CAN_FA1R_FACT0_Msk (0x1U << CAN_FA1R_FACT0_Pos) /*!< 0x00000001 */
2479 #define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk /*!<Filter Active bit 0 */
2480 #define CAN_FA1R_FACT1_Pos (1U)
2481 #define CAN_FA1R_FACT1_Msk (0x1U << CAN_FA1R_FACT1_Pos) /*!< 0x00000002 */
2482 #define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk /*!<Filter Active bit 1 */
2483 #define CAN_FA1R_FACT2_Pos (2U)
2484 #define CAN_FA1R_FACT2_Msk (0x1U << CAN_FA1R_FACT2_Pos) /*!< 0x00000004 */
2485 #define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk /*!<Filter Active bit 2 */
2486 #define CAN_FA1R_FACT3_Pos (3U)
2487 #define CAN_FA1R_FACT3_Msk (0x1U << CAN_FA1R_FACT3_Pos) /*!< 0x00000008 */
2488 #define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk /*!<Filter Active bit 3 */
2489 #define CAN_FA1R_FACT4_Pos (4U)
2490 #define CAN_FA1R_FACT4_Msk (0x1U << CAN_FA1R_FACT4_Pos) /*!< 0x00000010 */
2491 #define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk /*!<Filter Active bit 4 */
2492 #define CAN_FA1R_FACT5_Pos (5U)
2493 #define CAN_FA1R_FACT5_Msk (0x1U << CAN_FA1R_FACT5_Pos) /*!< 0x00000020 */
2494 #define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk /*!<Filter Active bit 5 */
2495 #define CAN_FA1R_FACT6_Pos (6U)
2496 #define CAN_FA1R_FACT6_Msk (0x1U << CAN_FA1R_FACT6_Pos) /*!< 0x00000040 */
2497 #define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk /*!<Filter Active bit 6 */
2498 #define CAN_FA1R_FACT7_Pos (7U)
2499 #define CAN_FA1R_FACT7_Msk (0x1U << CAN_FA1R_FACT7_Pos) /*!< 0x00000080 */
2500 #define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk /*!<Filter Active bit 7 */
2501 #define CAN_FA1R_FACT8_Pos (8U)
2502 #define CAN_FA1R_FACT8_Msk (0x1U << CAN_FA1R_FACT8_Pos) /*!< 0x00000100 */
2503 #define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk /*!<Filter Active bit 8 */
2504 #define CAN_FA1R_FACT9_Pos (9U)
2505 #define CAN_FA1R_FACT9_Msk (0x1U << CAN_FA1R_FACT9_Pos) /*!< 0x00000200 */
2506 #define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk /*!<Filter Active bit 9 */
2507 #define CAN_FA1R_FACT10_Pos (10U)
2508 #define CAN_FA1R_FACT10_Msk (0x1U << CAN_FA1R_FACT10_Pos) /*!< 0x00000400 */
2509 #define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk /*!<Filter Active bit 10 */
2510 #define CAN_FA1R_FACT11_Pos (11U)
2511 #define CAN_FA1R_FACT11_Msk (0x1U << CAN_FA1R_FACT11_Pos) /*!< 0x00000800 */
2512 #define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk /*!<Filter Active bit 11 */
2513 #define CAN_FA1R_FACT12_Pos (12U)
2514 #define CAN_FA1R_FACT12_Msk (0x1U << CAN_FA1R_FACT12_Pos) /*!< 0x00001000 */
2515 #define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk /*!<Filter Active bit 12 */
2516 #define CAN_FA1R_FACT13_Pos (13U)
2517 #define CAN_FA1R_FACT13_Msk (0x1U << CAN_FA1R_FACT13_Pos) /*!< 0x00002000 */
2518 #define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk /*!<Filter Active bit 13 */
2519 #define CAN_FA1R_FACT14_Pos (14U)
2520 #define CAN_FA1R_FACT14_Msk (0x1U << CAN_FA1R_FACT14_Pos) /*!< 0x00004000 */
2521 #define CAN_FA1R_FACT14 CAN_FA1R_FACT14_Msk /*!<Filter Active bit 14 */
2522 #define CAN_FA1R_FACT15_Pos (15U)
2523 #define CAN_FA1R_FACT15_Msk (0x1U << CAN_FA1R_FACT15_Pos) /*!< 0x00008000 */
2524 #define CAN_FA1R_FACT15 CAN_FA1R_FACT15_Msk /*!<Filter Active bit 15 */
2525 #define CAN_FA1R_FACT16_Pos (16U)
2526 #define CAN_FA1R_FACT16_Msk (0x1U << CAN_FA1R_FACT16_Pos) /*!< 0x00010000 */
2527 #define CAN_FA1R_FACT16 CAN_FA1R_FACT16_Msk /*!<Filter Active bit 16 */
2528 #define CAN_FA1R_FACT17_Pos (17U)
2529 #define CAN_FA1R_FACT17_Msk (0x1U << CAN_FA1R_FACT17_Pos) /*!< 0x00020000 */
2530 #define CAN_FA1R_FACT17 CAN_FA1R_FACT17_Msk /*!<Filter Active bit 17 */
2531 #define CAN_FA1R_FACT18_Pos (18U)
2532 #define CAN_FA1R_FACT18_Msk (0x1U << CAN_FA1R_FACT18_Pos) /*!< 0x00040000 */
2533 #define CAN_FA1R_FACT18 CAN_FA1R_FACT18_Msk /*!<Filter Active bit 18 */
2534 #define CAN_FA1R_FACT19_Pos (19U)
2535 #define CAN_FA1R_FACT19_Msk (0x1U << CAN_FA1R_FACT19_Pos) /*!< 0x00080000 */
2536 #define CAN_FA1R_FACT19 CAN_FA1R_FACT19_Msk /*!<Filter Active bit 19 */
2537 #define CAN_FA1R_FACT20_Pos (20U)
2538 #define CAN_FA1R_FACT20_Msk (0x1U << CAN_FA1R_FACT20_Pos) /*!< 0x00100000 */
2539 #define CAN_FA1R_FACT20 CAN_FA1R_FACT20_Msk /*!<Filter Active bit 20 */
2540 #define CAN_FA1R_FACT21_Pos (21U)
2541 #define CAN_FA1R_FACT21_Msk (0x1U << CAN_FA1R_FACT21_Pos) /*!< 0x00200000 */
2542 #define CAN_FA1R_FACT21 CAN_FA1R_FACT21_Msk /*!<Filter Active bit 21 */
2543 #define CAN_FA1R_FACT22_Pos (22U)
2544 #define CAN_FA1R_FACT22_Msk (0x1U << CAN_FA1R_FACT22_Pos) /*!< 0x00400000 */
2545 #define CAN_FA1R_FACT22 CAN_FA1R_FACT22_Msk /*!<Filter Active bit 22 */
2546 #define CAN_FA1R_FACT23_Pos (23U)
2547 #define CAN_FA1R_FACT23_Msk (0x1U << CAN_FA1R_FACT23_Pos) /*!< 0x00800000 */
2548 #define CAN_FA1R_FACT23 CAN_FA1R_FACT23_Msk /*!<Filter Active bit 23 */
2549 #define CAN_FA1R_FACT24_Pos (24U)
2550 #define CAN_FA1R_FACT24_Msk (0x1U << CAN_FA1R_FACT24_Pos) /*!< 0x01000000 */
2551 #define CAN_FA1R_FACT24 CAN_FA1R_FACT24_Msk /*!<Filter Active bit 24 */
2552 #define CAN_FA1R_FACT25_Pos (25U)
2553 #define CAN_FA1R_FACT25_Msk (0x1U << CAN_FA1R_FACT25_Pos) /*!< 0x02000000 */
2554 #define CAN_FA1R_FACT25 CAN_FA1R_FACT25_Msk /*!<Filter Active bit 25 */
2555 #define CAN_FA1R_FACT26_Pos (26U)
2556 #define CAN_FA1R_FACT26_Msk (0x1U << CAN_FA1R_FACT26_Pos) /*!< 0x04000000 */
2557 #define CAN_FA1R_FACT26 CAN_FA1R_FACT26_Msk /*!<Filter Active bit 26 */
2558 #define CAN_FA1R_FACT27_Pos (27U)
2559 #define CAN_FA1R_FACT27_Msk (0x1U << CAN_FA1R_FACT27_Pos) /*!< 0x08000000 */
2560 #define CAN_FA1R_FACT27 CAN_FA1R_FACT27_Msk /*!<Filter Active bit 27 */
2561
2562
2563 /******************* Bit definition for CAN_F0R1 register *******************/
2564 #define CAN_F0R1_FB0_Pos (0U)
2565 #define CAN_F0R1_FB0_Msk (0x1U << CAN_F0R1_FB0_Pos) /*!< 0x00000001 */
2566 #define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk /*!<Filter bit 0 */
2567 #define CAN_F0R1_FB1_Pos (1U)
2568 #define CAN_F0R1_FB1_Msk (0x1U << CAN_F0R1_FB1_Pos) /*!< 0x00000002 */
2569 #define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk /*!<Filter bit 1 */
2570 #define CAN_F0R1_FB2_Pos (2U)
2571 #define CAN_F0R1_FB2_Msk (0x1U << CAN_F0R1_FB2_Pos) /*!< 0x00000004 */
2572 #define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk /*!<Filter bit 2 */
2573 #define CAN_F0R1_FB3_Pos (3U)
2574 #define CAN_F0R1_FB3_Msk (0x1U << CAN_F0R1_FB3_Pos) /*!< 0x00000008 */
2575 #define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk /*!<Filter bit 3 */
2576 #define CAN_F0R1_FB4_Pos (4U)
2577 #define CAN_F0R1_FB4_Msk (0x1U << CAN_F0R1_FB4_Pos) /*!< 0x00000010 */
2578 #define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk /*!<Filter bit 4 */
2579 #define CAN_F0R1_FB5_Pos (5U)
2580 #define CAN_F0R1_FB5_Msk (0x1U << CAN_F0R1_FB5_Pos) /*!< 0x00000020 */
2581 #define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk /*!<Filter bit 5 */
2582 #define CAN_F0R1_FB6_Pos (6U)
2583 #define CAN_F0R1_FB6_Msk (0x1U << CAN_F0R1_FB6_Pos) /*!< 0x00000040 */
2584 #define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk /*!<Filter bit 6 */
2585 #define CAN_F0R1_FB7_Pos (7U)
2586 #define CAN_F0R1_FB7_Msk (0x1U << CAN_F0R1_FB7_Pos) /*!< 0x00000080 */
2587 #define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk /*!<Filter bit 7 */
2588 #define CAN_F0R1_FB8_Pos (8U)
2589 #define CAN_F0R1_FB8_Msk (0x1U << CAN_F0R1_FB8_Pos) /*!< 0x00000100 */
2590 #define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk /*!<Filter bit 8 */
2591 #define CAN_F0R1_FB9_Pos (9U)
2592 #define CAN_F0R1_FB9_Msk (0x1U << CAN_F0R1_FB9_Pos) /*!< 0x00000200 */
2593 #define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk /*!<Filter bit 9 */
2594 #define CAN_F0R1_FB10_Pos (10U)
2595 #define CAN_F0R1_FB10_Msk (0x1U << CAN_F0R1_FB10_Pos) /*!< 0x00000400 */
2596 #define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk /*!<Filter bit 10 */
2597 #define CAN_F0R1_FB11_Pos (11U)
2598 #define CAN_F0R1_FB11_Msk (0x1U << CAN_F0R1_FB11_Pos) /*!< 0x00000800 */
2599 #define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk /*!<Filter bit 11 */
2600 #define CAN_F0R1_FB12_Pos (12U)
2601 #define CAN_F0R1_FB12_Msk (0x1U << CAN_F0R1_FB12_Pos) /*!< 0x00001000 */
2602 #define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk /*!<Filter bit 12 */
2603 #define CAN_F0R1_FB13_Pos (13U)
2604 #define CAN_F0R1_FB13_Msk (0x1U << CAN_F0R1_FB13_Pos) /*!< 0x00002000 */
2605 #define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk /*!<Filter bit 13 */
2606 #define CAN_F0R1_FB14_Pos (14U)
2607 #define CAN_F0R1_FB14_Msk (0x1U << CAN_F0R1_FB14_Pos) /*!< 0x00004000 */
2608 #define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk /*!<Filter bit 14 */
2609 #define CAN_F0R1_FB15_Pos (15U)
2610 #define CAN_F0R1_FB15_Msk (0x1U << CAN_F0R1_FB15_Pos) /*!< 0x00008000 */
2611 #define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk /*!<Filter bit 15 */
2612 #define CAN_F0R1_FB16_Pos (16U)
2613 #define CAN_F0R1_FB16_Msk (0x1U << CAN_F0R1_FB16_Pos) /*!< 0x00010000 */
2614 #define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk /*!<Filter bit 16 */
2615 #define CAN_F0R1_FB17_Pos (17U)
2616 #define CAN_F0R1_FB17_Msk (0x1U << CAN_F0R1_FB17_Pos) /*!< 0x00020000 */
2617 #define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk /*!<Filter bit 17 */
2618 #define CAN_F0R1_FB18_Pos (18U)
2619 #define CAN_F0R1_FB18_Msk (0x1U << CAN_F0R1_FB18_Pos) /*!< 0x00040000 */
2620 #define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk /*!<Filter bit 18 */
2621 #define CAN_F0R1_FB19_Pos (19U)
2622 #define CAN_F0R1_FB19_Msk (0x1U << CAN_F0R1_FB19_Pos) /*!< 0x00080000 */
2623 #define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk /*!<Filter bit 19 */
2624 #define CAN_F0R1_FB20_Pos (20U)
2625 #define CAN_F0R1_FB20_Msk (0x1U << CAN_F0R1_FB20_Pos) /*!< 0x00100000 */
2626 #define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk /*!<Filter bit 20 */
2627 #define CAN_F0R1_FB21_Pos (21U)
2628 #define CAN_F0R1_FB21_Msk (0x1U << CAN_F0R1_FB21_Pos) /*!< 0x00200000 */
2629 #define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk /*!<Filter bit 21 */
2630 #define CAN_F0R1_FB22_Pos (22U)
2631 #define CAN_F0R1_FB22_Msk (0x1U << CAN_F0R1_FB22_Pos) /*!< 0x00400000 */
2632 #define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk /*!<Filter bit 22 */
2633 #define CAN_F0R1_FB23_Pos (23U)
2634 #define CAN_F0R1_FB23_Msk (0x1U << CAN_F0R1_FB23_Pos) /*!< 0x00800000 */
2635 #define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk /*!<Filter bit 23 */
2636 #define CAN_F0R1_FB24_Pos (24U)
2637 #define CAN_F0R1_FB24_Msk (0x1U << CAN_F0R1_FB24_Pos) /*!< 0x01000000 */
2638 #define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk /*!<Filter bit 24 */
2639 #define CAN_F0R1_FB25_Pos (25U)
2640 #define CAN_F0R1_FB25_Msk (0x1U << CAN_F0R1_FB25_Pos) /*!< 0x02000000 */
2641 #define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk /*!<Filter bit 25 */
2642 #define CAN_F0R1_FB26_Pos (26U)
2643 #define CAN_F0R1_FB26_Msk (0x1U << CAN_F0R1_FB26_Pos) /*!< 0x04000000 */
2644 #define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk /*!<Filter bit 26 */
2645 #define CAN_F0R1_FB27_Pos (27U)
2646 #define CAN_F0R1_FB27_Msk (0x1U << CAN_F0R1_FB27_Pos) /*!< 0x08000000 */
2647 #define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk /*!<Filter bit 27 */
2648 #define CAN_F0R1_FB28_Pos (28U)
2649 #define CAN_F0R1_FB28_Msk (0x1U << CAN_F0R1_FB28_Pos) /*!< 0x10000000 */
2650 #define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk /*!<Filter bit 28 */
2651 #define CAN_F0R1_FB29_Pos (29U)
2652 #define CAN_F0R1_FB29_Msk (0x1U << CAN_F0R1_FB29_Pos) /*!< 0x20000000 */
2653 #define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk /*!<Filter bit 29 */
2654 #define CAN_F0R1_FB30_Pos (30U)
2655 #define CAN_F0R1_FB30_Msk (0x1U << CAN_F0R1_FB30_Pos) /*!< 0x40000000 */
2656 #define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk /*!<Filter bit 30 */
2657 #define CAN_F0R1_FB31_Pos (31U)
2658 #define CAN_F0R1_FB31_Msk (0x1U << CAN_F0R1_FB31_Pos) /*!< 0x80000000 */
2659 #define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk /*!<Filter bit 31 */
2660
2661 /******************* Bit definition for CAN_F1R1 register *******************/
2662 #define CAN_F1R1_FB0_Pos (0U)
2663 #define CAN_F1R1_FB0_Msk (0x1U << CAN_F1R1_FB0_Pos) /*!< 0x00000001 */
2664 #define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk /*!<Filter bit 0 */
2665 #define CAN_F1R1_FB1_Pos (1U)
2666 #define CAN_F1R1_FB1_Msk (0x1U << CAN_F1R1_FB1_Pos) /*!< 0x00000002 */
2667 #define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk /*!<Filter bit 1 */
2668 #define CAN_F1R1_FB2_Pos (2U)
2669 #define CAN_F1R1_FB2_Msk (0x1U << CAN_F1R1_FB2_Pos) /*!< 0x00000004 */
2670 #define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk /*!<Filter bit 2 */
2671 #define CAN_F1R1_FB3_Pos (3U)
2672 #define CAN_F1R1_FB3_Msk (0x1U << CAN_F1R1_FB3_Pos) /*!< 0x00000008 */
2673 #define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk /*!<Filter bit 3 */
2674 #define CAN_F1R1_FB4_Pos (4U)
2675 #define CAN_F1R1_FB4_Msk (0x1U << CAN_F1R1_FB4_Pos) /*!< 0x00000010 */
2676 #define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk /*!<Filter bit 4 */
2677 #define CAN_F1R1_FB5_Pos (5U)
2678 #define CAN_F1R1_FB5_Msk (0x1U << CAN_F1R1_FB5_Pos) /*!< 0x00000020 */
2679 #define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk /*!<Filter bit 5 */
2680 #define CAN_F1R1_FB6_Pos (6U)
2681 #define CAN_F1R1_FB6_Msk (0x1U << CAN_F1R1_FB6_Pos) /*!< 0x00000040 */
2682 #define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk /*!<Filter bit 6 */
2683 #define CAN_F1R1_FB7_Pos (7U)
2684 #define CAN_F1R1_FB7_Msk (0x1U << CAN_F1R1_FB7_Pos) /*!< 0x00000080 */
2685 #define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk /*!<Filter bit 7 */
2686 #define CAN_F1R1_FB8_Pos (8U)
2687 #define CAN_F1R1_FB8_Msk (0x1U << CAN_F1R1_FB8_Pos) /*!< 0x00000100 */
2688 #define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk /*!<Filter bit 8 */
2689 #define CAN_F1R1_FB9_Pos (9U)
2690 #define CAN_F1R1_FB9_Msk (0x1U << CAN_F1R1_FB9_Pos) /*!< 0x00000200 */
2691 #define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk /*!<Filter bit 9 */
2692 #define CAN_F1R1_FB10_Pos (10U)
2693 #define CAN_F1R1_FB10_Msk (0x1U << CAN_F1R1_FB10_Pos) /*!< 0x00000400 */
2694 #define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk /*!<Filter bit 10 */
2695 #define CAN_F1R1_FB11_Pos (11U)
2696 #define CAN_F1R1_FB11_Msk (0x1U << CAN_F1R1_FB11_Pos) /*!< 0x00000800 */
2697 #define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk /*!<Filter bit 11 */
2698 #define CAN_F1R1_FB12_Pos (12U)
2699 #define CAN_F1R1_FB12_Msk (0x1U << CAN_F1R1_FB12_Pos) /*!< 0x00001000 */
2700 #define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk /*!<Filter bit 12 */
2701 #define CAN_F1R1_FB13_Pos (13U)
2702 #define CAN_F1R1_FB13_Msk (0x1U << CAN_F1R1_FB13_Pos) /*!< 0x00002000 */
2703 #define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk /*!<Filter bit 13 */
2704 #define CAN_F1R1_FB14_Pos (14U)
2705 #define CAN_F1R1_FB14_Msk (0x1U << CAN_F1R1_FB14_Pos) /*!< 0x00004000 */
2706 #define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk /*!<Filter bit 14 */
2707 #define CAN_F1R1_FB15_Pos (15U)
2708 #define CAN_F1R1_FB15_Msk (0x1U << CAN_F1R1_FB15_Pos) /*!< 0x00008000 */
2709 #define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk /*!<Filter bit 15 */
2710 #define CAN_F1R1_FB16_Pos (16U)
2711 #define CAN_F1R1_FB16_Msk (0x1U << CAN_F1R1_FB16_Pos) /*!< 0x00010000 */
2712 #define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk /*!<Filter bit 16 */
2713 #define CAN_F1R1_FB17_Pos (17U)
2714 #define CAN_F1R1_FB17_Msk (0x1U << CAN_F1R1_FB17_Pos) /*!< 0x00020000 */
2715 #define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk /*!<Filter bit 17 */
2716 #define CAN_F1R1_FB18_Pos (18U)
2717 #define CAN_F1R1_FB18_Msk (0x1U << CAN_F1R1_FB18_Pos) /*!< 0x00040000 */
2718 #define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk /*!<Filter bit 18 */
2719 #define CAN_F1R1_FB19_Pos (19U)
2720 #define CAN_F1R1_FB19_Msk (0x1U << CAN_F1R1_FB19_Pos) /*!< 0x00080000 */
2721 #define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk /*!<Filter bit 19 */
2722 #define CAN_F1R1_FB20_Pos (20U)
2723 #define CAN_F1R1_FB20_Msk (0x1U << CAN_F1R1_FB20_Pos) /*!< 0x00100000 */
2724 #define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk /*!<Filter bit 20 */
2725 #define CAN_F1R1_FB21_Pos (21U)
2726 #define CAN_F1R1_FB21_Msk (0x1U << CAN_F1R1_FB21_Pos) /*!< 0x00200000 */
2727 #define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk /*!<Filter bit 21 */
2728 #define CAN_F1R1_FB22_Pos (22U)
2729 #define CAN_F1R1_FB22_Msk (0x1U << CAN_F1R1_FB22_Pos) /*!< 0x00400000 */
2730 #define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk /*!<Filter bit 22 */
2731 #define CAN_F1R1_FB23_Pos (23U)
2732 #define CAN_F1R1_FB23_Msk (0x1U << CAN_F1R1_FB23_Pos) /*!< 0x00800000 */
2733 #define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk /*!<Filter bit 23 */
2734 #define CAN_F1R1_FB24_Pos (24U)
2735 #define CAN_F1R1_FB24_Msk (0x1U << CAN_F1R1_FB24_Pos) /*!< 0x01000000 */
2736 #define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk /*!<Filter bit 24 */
2737 #define CAN_F1R1_FB25_Pos (25U)
2738 #define CAN_F1R1_FB25_Msk (0x1U << CAN_F1R1_FB25_Pos) /*!< 0x02000000 */
2739 #define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk /*!<Filter bit 25 */
2740 #define CAN_F1R1_FB26_Pos (26U)
2741 #define CAN_F1R1_FB26_Msk (0x1U << CAN_F1R1_FB26_Pos) /*!< 0x04000000 */
2742 #define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk /*!<Filter bit 26 */
2743 #define CAN_F1R1_FB27_Pos (27U)
2744 #define CAN_F1R1_FB27_Msk (0x1U << CAN_F1R1_FB27_Pos) /*!< 0x08000000 */
2745 #define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk /*!<Filter bit 27 */
2746 #define CAN_F1R1_FB28_Pos (28U)
2747 #define CAN_F1R1_FB28_Msk (0x1U << CAN_F1R1_FB28_Pos) /*!< 0x10000000 */
2748 #define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk /*!<Filter bit 28 */
2749 #define CAN_F1R1_FB29_Pos (29U)
2750 #define CAN_F1R1_FB29_Msk (0x1U << CAN_F1R1_FB29_Pos) /*!< 0x20000000 */
2751 #define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk /*!<Filter bit 29 */
2752 #define CAN_F1R1_FB30_Pos (30U)
2753 #define CAN_F1R1_FB30_Msk (0x1U << CAN_F1R1_FB30_Pos) /*!< 0x40000000 */
2754 #define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk /*!<Filter bit 30 */
2755 #define CAN_F1R1_FB31_Pos (31U)
2756 #define CAN_F1R1_FB31_Msk (0x1U << CAN_F1R1_FB31_Pos) /*!< 0x80000000 */
2757 #define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk /*!<Filter bit 31 */
2758
2759 /******************* Bit definition for CAN_F2R1 register *******************/
2760 #define CAN_F2R1_FB0_Pos (0U)
2761 #define CAN_F2R1_FB0_Msk (0x1U << CAN_F2R1_FB0_Pos) /*!< 0x00000001 */
2762 #define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk /*!<Filter bit 0 */
2763 #define CAN_F2R1_FB1_Pos (1U)
2764 #define CAN_F2R1_FB1_Msk (0x1U << CAN_F2R1_FB1_Pos) /*!< 0x00000002 */
2765 #define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk /*!<Filter bit 1 */
2766 #define CAN_F2R1_FB2_Pos (2U)
2767 #define CAN_F2R1_FB2_Msk (0x1U << CAN_F2R1_FB2_Pos) /*!< 0x00000004 */
2768 #define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk /*!<Filter bit 2 */
2769 #define CAN_F2R1_FB3_Pos (3U)
2770 #define CAN_F2R1_FB3_Msk (0x1U << CAN_F2R1_FB3_Pos) /*!< 0x00000008 */
2771 #define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk /*!<Filter bit 3 */
2772 #define CAN_F2R1_FB4_Pos (4U)
2773 #define CAN_F2R1_FB4_Msk (0x1U << CAN_F2R1_FB4_Pos) /*!< 0x00000010 */
2774 #define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk /*!<Filter bit 4 */
2775 #define CAN_F2R1_FB5_Pos (5U)
2776 #define CAN_F2R1_FB5_Msk (0x1U << CAN_F2R1_FB5_Pos) /*!< 0x00000020 */
2777 #define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk /*!<Filter bit 5 */
2778 #define CAN_F2R1_FB6_Pos (6U)
2779 #define CAN_F2R1_FB6_Msk (0x1U << CAN_F2R1_FB6_Pos) /*!< 0x00000040 */
2780 #define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk /*!<Filter bit 6 */
2781 #define CAN_F2R1_FB7_Pos (7U)
2782 #define CAN_F2R1_FB7_Msk (0x1U << CAN_F2R1_FB7_Pos) /*!< 0x00000080 */
2783 #define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk /*!<Filter bit 7 */
2784 #define CAN_F2R1_FB8_Pos (8U)
2785 #define CAN_F2R1_FB8_Msk (0x1U << CAN_F2R1_FB8_Pos) /*!< 0x00000100 */
2786 #define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk /*!<Filter bit 8 */
2787 #define CAN_F2R1_FB9_Pos (9U)
2788 #define CAN_F2R1_FB9_Msk (0x1U << CAN_F2R1_FB9_Pos) /*!< 0x00000200 */
2789 #define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk /*!<Filter bit 9 */
2790 #define CAN_F2R1_FB10_Pos (10U)
2791 #define CAN_F2R1_FB10_Msk (0x1U << CAN_F2R1_FB10_Pos) /*!< 0x00000400 */
2792 #define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk /*!<Filter bit 10 */
2793 #define CAN_F2R1_FB11_Pos (11U)
2794 #define CAN_F2R1_FB11_Msk (0x1U << CAN_F2R1_FB11_Pos) /*!< 0x00000800 */
2795 #define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk /*!<Filter bit 11 */
2796 #define CAN_F2R1_FB12_Pos (12U)
2797 #define CAN_F2R1_FB12_Msk (0x1U << CAN_F2R1_FB12_Pos) /*!< 0x00001000 */
2798 #define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk /*!<Filter bit 12 */
2799 #define CAN_F2R1_FB13_Pos (13U)
2800 #define CAN_F2R1_FB13_Msk (0x1U << CAN_F2R1_FB13_Pos) /*!< 0x00002000 */
2801 #define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk /*!<Filter bit 13 */
2802 #define CAN_F2R1_FB14_Pos (14U)
2803 #define CAN_F2R1_FB14_Msk (0x1U << CAN_F2R1_FB14_Pos) /*!< 0x00004000 */
2804 #define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk /*!<Filter bit 14 */
2805 #define CAN_F2R1_FB15_Pos (15U)
2806 #define CAN_F2R1_FB15_Msk (0x1U << CAN_F2R1_FB15_Pos) /*!< 0x00008000 */
2807 #define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk /*!<Filter bit 15 */
2808 #define CAN_F2R1_FB16_Pos (16U)
2809 #define CAN_F2R1_FB16_Msk (0x1U << CAN_F2R1_FB16_Pos) /*!< 0x00010000 */
2810 #define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk /*!<Filter bit 16 */
2811 #define CAN_F2R1_FB17_Pos (17U)
2812 #define CAN_F2R1_FB17_Msk (0x1U << CAN_F2R1_FB17_Pos) /*!< 0x00020000 */
2813 #define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk /*!<Filter bit 17 */
2814 #define CAN_F2R1_FB18_Pos (18U)
2815 #define CAN_F2R1_FB18_Msk (0x1U << CAN_F2R1_FB18_Pos) /*!< 0x00040000 */
2816 #define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk /*!<Filter bit 18 */
2817 #define CAN_F2R1_FB19_Pos (19U)
2818 #define CAN_F2R1_FB19_Msk (0x1U << CAN_F2R1_FB19_Pos) /*!< 0x00080000 */
2819 #define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk /*!<Filter bit 19 */
2820 #define CAN_F2R1_FB20_Pos (20U)
2821 #define CAN_F2R1_FB20_Msk (0x1U << CAN_F2R1_FB20_Pos) /*!< 0x00100000 */
2822 #define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk /*!<Filter bit 20 */
2823 #define CAN_F2R1_FB21_Pos (21U)
2824 #define CAN_F2R1_FB21_Msk (0x1U << CAN_F2R1_FB21_Pos) /*!< 0x00200000 */
2825 #define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk /*!<Filter bit 21 */
2826 #define CAN_F2R1_FB22_Pos (22U)
2827 #define CAN_F2R1_FB22_Msk (0x1U << CAN_F2R1_FB22_Pos) /*!< 0x00400000 */
2828 #define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk /*!<Filter bit 22 */
2829 #define CAN_F2R1_FB23_Pos (23U)
2830 #define CAN_F2R1_FB23_Msk (0x1U << CAN_F2R1_FB23_Pos) /*!< 0x00800000 */
2831 #define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk /*!<Filter bit 23 */
2832 #define CAN_F2R1_FB24_Pos (24U)
2833 #define CAN_F2R1_FB24_Msk (0x1U << CAN_F2R1_FB24_Pos) /*!< 0x01000000 */
2834 #define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk /*!<Filter bit 24 */
2835 #define CAN_F2R1_FB25_Pos (25U)
2836 #define CAN_F2R1_FB25_Msk (0x1U << CAN_F2R1_FB25_Pos) /*!< 0x02000000 */
2837 #define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk /*!<Filter bit 25 */
2838 #define CAN_F2R1_FB26_Pos (26U)
2839 #define CAN_F2R1_FB26_Msk (0x1U << CAN_F2R1_FB26_Pos) /*!< 0x04000000 */
2840 #define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk /*!<Filter bit 26 */
2841 #define CAN_F2R1_FB27_Pos (27U)
2842 #define CAN_F2R1_FB27_Msk (0x1U << CAN_F2R1_FB27_Pos) /*!< 0x08000000 */
2843 #define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk /*!<Filter bit 27 */
2844 #define CAN_F2R1_FB28_Pos (28U)
2845 #define CAN_F2R1_FB28_Msk (0x1U << CAN_F2R1_FB28_Pos) /*!< 0x10000000 */
2846 #define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk /*!<Filter bit 28 */
2847 #define CAN_F2R1_FB29_Pos (29U)
2848 #define CAN_F2R1_FB29_Msk (0x1U << CAN_F2R1_FB29_Pos) /*!< 0x20000000 */
2849 #define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk /*!<Filter bit 29 */
2850 #define CAN_F2R1_FB30_Pos (30U)
2851 #define CAN_F2R1_FB30_Msk (0x1U << CAN_F2R1_FB30_Pos) /*!< 0x40000000 */
2852 #define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk /*!<Filter bit 30 */
2853 #define CAN_F2R1_FB31_Pos (31U)
2854 #define CAN_F2R1_FB31_Msk (0x1U << CAN_F2R1_FB31_Pos) /*!< 0x80000000 */
2855 #define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk /*!<Filter bit 31 */
2856
2857 /******************* Bit definition for CAN_F3R1 register *******************/
2858 #define CAN_F3R1_FB0_Pos (0U)
2859 #define CAN_F3R1_FB0_Msk (0x1U << CAN_F3R1_FB0_Pos) /*!< 0x00000001 */
2860 #define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk /*!<Filter bit 0 */
2861 #define CAN_F3R1_FB1_Pos (1U)
2862 #define CAN_F3R1_FB1_Msk (0x1U << CAN_F3R1_FB1_Pos) /*!< 0x00000002 */
2863 #define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk /*!<Filter bit 1 */
2864 #define CAN_F3R1_FB2_Pos (2U)
2865 #define CAN_F3R1_FB2_Msk (0x1U << CAN_F3R1_FB2_Pos) /*!< 0x00000004 */
2866 #define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk /*!<Filter bit 2 */
2867 #define CAN_F3R1_FB3_Pos (3U)
2868 #define CAN_F3R1_FB3_Msk (0x1U << CAN_F3R1_FB3_Pos) /*!< 0x00000008 */
2869 #define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk /*!<Filter bit 3 */
2870 #define CAN_F3R1_FB4_Pos (4U)
2871 #define CAN_F3R1_FB4_Msk (0x1U << CAN_F3R1_FB4_Pos) /*!< 0x00000010 */
2872 #define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk /*!<Filter bit 4 */
2873 #define CAN_F3R1_FB5_Pos (5U)
2874 #define CAN_F3R1_FB5_Msk (0x1U << CAN_F3R1_FB5_Pos) /*!< 0x00000020 */
2875 #define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk /*!<Filter bit 5 */
2876 #define CAN_F3R1_FB6_Pos (6U)
2877 #define CAN_F3R1_FB6_Msk (0x1U << CAN_F3R1_FB6_Pos) /*!< 0x00000040 */
2878 #define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk /*!<Filter bit 6 */
2879 #define CAN_F3R1_FB7_Pos (7U)
2880 #define CAN_F3R1_FB7_Msk (0x1U << CAN_F3R1_FB7_Pos) /*!< 0x00000080 */
2881 #define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk /*!<Filter bit 7 */
2882 #define CAN_F3R1_FB8_Pos (8U)
2883 #define CAN_F3R1_FB8_Msk (0x1U << CAN_F3R1_FB8_Pos) /*!< 0x00000100 */
2884 #define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk /*!<Filter bit 8 */
2885 #define CAN_F3R1_FB9_Pos (9U)
2886 #define CAN_F3R1_FB9_Msk (0x1U << CAN_F3R1_FB9_Pos) /*!< 0x00000200 */
2887 #define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk /*!<Filter bit 9 */
2888 #define CAN_F3R1_FB10_Pos (10U)
2889 #define CAN_F3R1_FB10_Msk (0x1U << CAN_F3R1_FB10_Pos) /*!< 0x00000400 */
2890 #define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk /*!<Filter bit 10 */
2891 #define CAN_F3R1_FB11_Pos (11U)
2892 #define CAN_F3R1_FB11_Msk (0x1U << CAN_F3R1_FB11_Pos) /*!< 0x00000800 */
2893 #define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk /*!<Filter bit 11 */
2894 #define CAN_F3R1_FB12_Pos (12U)
2895 #define CAN_F3R1_FB12_Msk (0x1U << CAN_F3R1_FB12_Pos) /*!< 0x00001000 */
2896 #define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk /*!<Filter bit 12 */
2897 #define CAN_F3R1_FB13_Pos (13U)
2898 #define CAN_F3R1_FB13_Msk (0x1U << CAN_F3R1_FB13_Pos) /*!< 0x00002000 */
2899 #define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk /*!<Filter bit 13 */
2900 #define CAN_F3R1_FB14_Pos (14U)
2901 #define CAN_F3R1_FB14_Msk (0x1U << CAN_F3R1_FB14_Pos) /*!< 0x00004000 */
2902 #define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk /*!<Filter bit 14 */
2903 #define CAN_F3R1_FB15_Pos (15U)
2904 #define CAN_F3R1_FB15_Msk (0x1U << CAN_F3R1_FB15_Pos) /*!< 0x00008000 */
2905 #define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk /*!<Filter bit 15 */
2906 #define CAN_F3R1_FB16_Pos (16U)
2907 #define CAN_F3R1_FB16_Msk (0x1U << CAN_F3R1_FB16_Pos) /*!< 0x00010000 */
2908 #define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk /*!<Filter bit 16 */
2909 #define CAN_F3R1_FB17_Pos (17U)
2910 #define CAN_F3R1_FB17_Msk (0x1U << CAN_F3R1_FB17_Pos) /*!< 0x00020000 */
2911 #define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk /*!<Filter bit 17 */
2912 #define CAN_F3R1_FB18_Pos (18U)
2913 #define CAN_F3R1_FB18_Msk (0x1U << CAN_F3R1_FB18_Pos) /*!< 0x00040000 */
2914 #define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk /*!<Filter bit 18 */
2915 #define CAN_F3R1_FB19_Pos (19U)
2916 #define CAN_F3R1_FB19_Msk (0x1U << CAN_F3R1_FB19_Pos) /*!< 0x00080000 */
2917 #define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk /*!<Filter bit 19 */
2918 #define CAN_F3R1_FB20_Pos (20U)
2919 #define CAN_F3R1_FB20_Msk (0x1U << CAN_F3R1_FB20_Pos) /*!< 0x00100000 */
2920 #define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk /*!<Filter bit 20 */
2921 #define CAN_F3R1_FB21_Pos (21U)
2922 #define CAN_F3R1_FB21_Msk (0x1U << CAN_F3R1_FB21_Pos) /*!< 0x00200000 */
2923 #define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk /*!<Filter bit 21 */
2924 #define CAN_F3R1_FB22_Pos (22U)
2925 #define CAN_F3R1_FB22_Msk (0x1U << CAN_F3R1_FB22_Pos) /*!< 0x00400000 */
2926 #define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk /*!<Filter bit 22 */
2927 #define CAN_F3R1_FB23_Pos (23U)
2928 #define CAN_F3R1_FB23_Msk (0x1U << CAN_F3R1_FB23_Pos) /*!< 0x00800000 */
2929 #define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk /*!<Filter bit 23 */
2930 #define CAN_F3R1_FB24_Pos (24U)
2931 #define CAN_F3R1_FB24_Msk (0x1U << CAN_F3R1_FB24_Pos) /*!< 0x01000000 */
2932 #define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk /*!<Filter bit 24 */
2933 #define CAN_F3R1_FB25_Pos (25U)
2934 #define CAN_F3R1_FB25_Msk (0x1U << CAN_F3R1_FB25_Pos) /*!< 0x02000000 */
2935 #define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk /*!<Filter bit 25 */
2936 #define CAN_F3R1_FB26_Pos (26U)
2937 #define CAN_F3R1_FB26_Msk (0x1U << CAN_F3R1_FB26_Pos) /*!< 0x04000000 */
2938 #define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk /*!<Filter bit 26 */
2939 #define CAN_F3R1_FB27_Pos (27U)
2940 #define CAN_F3R1_FB27_Msk (0x1U << CAN_F3R1_FB27_Pos) /*!< 0x08000000 */
2941 #define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk /*!<Filter bit 27 */
2942 #define CAN_F3R1_FB28_Pos (28U)
2943 #define CAN_F3R1_FB28_Msk (0x1U << CAN_F3R1_FB28_Pos) /*!< 0x10000000 */
2944 #define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk /*!<Filter bit 28 */
2945 #define CAN_F3R1_FB29_Pos (29U)
2946 #define CAN_F3R1_FB29_Msk (0x1U << CAN_F3R1_FB29_Pos) /*!< 0x20000000 */
2947 #define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk /*!<Filter bit 29 */
2948 #define CAN_F3R1_FB30_Pos (30U)
2949 #define CAN_F3R1_FB30_Msk (0x1U << CAN_F3R1_FB30_Pos) /*!< 0x40000000 */
2950 #define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk /*!<Filter bit 30 */
2951 #define CAN_F3R1_FB31_Pos (31U)
2952 #define CAN_F3R1_FB31_Msk (0x1U << CAN_F3R1_FB31_Pos) /*!< 0x80000000 */
2953 #define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk /*!<Filter bit 31 */
2954
2955 /******************* Bit definition for CAN_F4R1 register *******************/
2956 #define CAN_F4R1_FB0_Pos (0U)
2957 #define CAN_F4R1_FB0_Msk (0x1U << CAN_F4R1_FB0_Pos) /*!< 0x00000001 */
2958 #define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk /*!<Filter bit 0 */
2959 #define CAN_F4R1_FB1_Pos (1U)
2960 #define CAN_F4R1_FB1_Msk (0x1U << CAN_F4R1_FB1_Pos) /*!< 0x00000002 */
2961 #define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk /*!<Filter bit 1 */
2962 #define CAN_F4R1_FB2_Pos (2U)
2963 #define CAN_F4R1_FB2_Msk (0x1U << CAN_F4R1_FB2_Pos) /*!< 0x00000004 */
2964 #define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk /*!<Filter bit 2 */
2965 #define CAN_F4R1_FB3_Pos (3U)
2966 #define CAN_F4R1_FB3_Msk (0x1U << CAN_F4R1_FB3_Pos) /*!< 0x00000008 */
2967 #define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk /*!<Filter bit 3 */
2968 #define CAN_F4R1_FB4_Pos (4U)
2969 #define CAN_F4R1_FB4_Msk (0x1U << CAN_F4R1_FB4_Pos) /*!< 0x00000010 */
2970 #define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk /*!<Filter bit 4 */
2971 #define CAN_F4R1_FB5_Pos (5U)
2972 #define CAN_F4R1_FB5_Msk (0x1U << CAN_F4R1_FB5_Pos) /*!< 0x00000020 */
2973 #define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk /*!<Filter bit 5 */
2974 #define CAN_F4R1_FB6_Pos (6U)
2975 #define CAN_F4R1_FB6_Msk (0x1U << CAN_F4R1_FB6_Pos) /*!< 0x00000040 */
2976 #define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk /*!<Filter bit 6 */
2977 #define CAN_F4R1_FB7_Pos (7U)
2978 #define CAN_F4R1_FB7_Msk (0x1U << CAN_F4R1_FB7_Pos) /*!< 0x00000080 */
2979 #define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk /*!<Filter bit 7 */
2980 #define CAN_F4R1_FB8_Pos (8U)
2981 #define CAN_F4R1_FB8_Msk (0x1U << CAN_F4R1_FB8_Pos) /*!< 0x00000100 */
2982 #define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk /*!<Filter bit 8 */
2983 #define CAN_F4R1_FB9_Pos (9U)
2984 #define CAN_F4R1_FB9_Msk (0x1U << CAN_F4R1_FB9_Pos) /*!< 0x00000200 */
2985 #define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk /*!<Filter bit 9 */
2986 #define CAN_F4R1_FB10_Pos (10U)
2987 #define CAN_F4R1_FB10_Msk (0x1U << CAN_F4R1_FB10_Pos) /*!< 0x00000400 */
2988 #define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk /*!<Filter bit 10 */
2989 #define CAN_F4R1_FB11_Pos (11U)
2990 #define CAN_F4R1_FB11_Msk (0x1U << CAN_F4R1_FB11_Pos) /*!< 0x00000800 */
2991 #define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk /*!<Filter bit 11 */
2992 #define CAN_F4R1_FB12_Pos (12U)
2993 #define CAN_F4R1_FB12_Msk (0x1U << CAN_F4R1_FB12_Pos) /*!< 0x00001000 */
2994 #define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk /*!<Filter bit 12 */
2995 #define CAN_F4R1_FB13_Pos (13U)
2996 #define CAN_F4R1_FB13_Msk (0x1U << CAN_F4R1_FB13_Pos) /*!< 0x00002000 */
2997 #define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk /*!<Filter bit 13 */
2998 #define CAN_F4R1_FB14_Pos (14U)
2999 #define CAN_F4R1_FB14_Msk (0x1U << CAN_F4R1_FB14_Pos) /*!< 0x00004000 */
3000 #define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk /*!<Filter bit 14 */
3001 #define CAN_F4R1_FB15_Pos (15U)
3002 #define CAN_F4R1_FB15_Msk (0x1U << CAN_F4R1_FB15_Pos) /*!< 0x00008000 */
3003 #define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk /*!<Filter bit 15 */
3004 #define CAN_F4R1_FB16_Pos (16U)
3005 #define CAN_F4R1_FB16_Msk (0x1U << CAN_F4R1_FB16_Pos) /*!< 0x00010000 */
3006 #define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk /*!<Filter bit 16 */
3007 #define CAN_F4R1_FB17_Pos (17U)
3008 #define CAN_F4R1_FB17_Msk (0x1U << CAN_F4R1_FB17_Pos) /*!< 0x00020000 */
3009 #define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk /*!<Filter bit 17 */
3010 #define CAN_F4R1_FB18_Pos (18U)
3011 #define CAN_F4R1_FB18_Msk (0x1U << CAN_F4R1_FB18_Pos) /*!< 0x00040000 */
3012 #define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk /*!<Filter bit 18 */
3013 #define CAN_F4R1_FB19_Pos (19U)
3014 #define CAN_F4R1_FB19_Msk (0x1U << CAN_F4R1_FB19_Pos) /*!< 0x00080000 */
3015 #define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk /*!<Filter bit 19 */
3016 #define CAN_F4R1_FB20_Pos (20U)
3017 #define CAN_F4R1_FB20_Msk (0x1U << CAN_F4R1_FB20_Pos) /*!< 0x00100000 */
3018 #define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk /*!<Filter bit 20 */
3019 #define CAN_F4R1_FB21_Pos (21U)
3020 #define CAN_F4R1_FB21_Msk (0x1U << CAN_F4R1_FB21_Pos) /*!< 0x00200000 */
3021 #define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk /*!<Filter bit 21 */
3022 #define CAN_F4R1_FB22_Pos (22U)
3023 #define CAN_F4R1_FB22_Msk (0x1U << CAN_F4R1_FB22_Pos) /*!< 0x00400000 */
3024 #define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk /*!<Filter bit 22 */
3025 #define CAN_F4R1_FB23_Pos (23U)
3026 #define CAN_F4R1_FB23_Msk (0x1U << CAN_F4R1_FB23_Pos) /*!< 0x00800000 */
3027 #define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk /*!<Filter bit 23 */
3028 #define CAN_F4R1_FB24_Pos (24U)
3029 #define CAN_F4R1_FB24_Msk (0x1U << CAN_F4R1_FB24_Pos) /*!< 0x01000000 */
3030 #define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk /*!<Filter bit 24 */
3031 #define CAN_F4R1_FB25_Pos (25U)
3032 #define CAN_F4R1_FB25_Msk (0x1U << CAN_F4R1_FB25_Pos) /*!< 0x02000000 */
3033 #define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk /*!<Filter bit 25 */
3034 #define CAN_F4R1_FB26_Pos (26U)
3035 #define CAN_F4R1_FB26_Msk (0x1U << CAN_F4R1_FB26_Pos) /*!< 0x04000000 */
3036 #define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk /*!<Filter bit 26 */
3037 #define CAN_F4R1_FB27_Pos (27U)
3038 #define CAN_F4R1_FB27_Msk (0x1U << CAN_F4R1_FB27_Pos) /*!< 0x08000000 */
3039 #define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk /*!<Filter bit 27 */
3040 #define CAN_F4R1_FB28_Pos (28U)
3041 #define CAN_F4R1_FB28_Msk (0x1U << CAN_F4R1_FB28_Pos) /*!< 0x10000000 */
3042 #define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk /*!<Filter bit 28 */
3043 #define CAN_F4R1_FB29_Pos (29U)
3044 #define CAN_F4R1_FB29_Msk (0x1U << CAN_F4R1_FB29_Pos) /*!< 0x20000000 */
3045 #define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk /*!<Filter bit 29 */
3046 #define CAN_F4R1_FB30_Pos (30U)
3047 #define CAN_F4R1_FB30_Msk (0x1U << CAN_F4R1_FB30_Pos) /*!< 0x40000000 */
3048 #define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk /*!<Filter bit 30 */
3049 #define CAN_F4R1_FB31_Pos (31U)
3050 #define CAN_F4R1_FB31_Msk (0x1U << CAN_F4R1_FB31_Pos) /*!< 0x80000000 */
3051 #define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk /*!<Filter bit 31 */
3052
3053 /******************* Bit definition for CAN_F5R1 register *******************/
3054 #define CAN_F5R1_FB0_Pos (0U)
3055 #define CAN_F5R1_FB0_Msk (0x1U << CAN_F5R1_FB0_Pos) /*!< 0x00000001 */
3056 #define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk /*!<Filter bit 0 */
3057 #define CAN_F5R1_FB1_Pos (1U)
3058 #define CAN_F5R1_FB1_Msk (0x1U << CAN_F5R1_FB1_Pos) /*!< 0x00000002 */
3059 #define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk /*!<Filter bit 1 */
3060 #define CAN_F5R1_FB2_Pos (2U)
3061 #define CAN_F5R1_FB2_Msk (0x1U << CAN_F5R1_FB2_Pos) /*!< 0x00000004 */
3062 #define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk /*!<Filter bit 2 */
3063 #define CAN_F5R1_FB3_Pos (3U)
3064 #define CAN_F5R1_FB3_Msk (0x1U << CAN_F5R1_FB3_Pos) /*!< 0x00000008 */
3065 #define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk /*!<Filter bit 3 */
3066 #define CAN_F5R1_FB4_Pos (4U)
3067 #define CAN_F5R1_FB4_Msk (0x1U << CAN_F5R1_FB4_Pos) /*!< 0x00000010 */
3068 #define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk /*!<Filter bit 4 */
3069 #define CAN_F5R1_FB5_Pos (5U)
3070 #define CAN_F5R1_FB5_Msk (0x1U << CAN_F5R1_FB5_Pos) /*!< 0x00000020 */
3071 #define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk /*!<Filter bit 5 */
3072 #define CAN_F5R1_FB6_Pos (6U)
3073 #define CAN_F5R1_FB6_Msk (0x1U << CAN_F5R1_FB6_Pos) /*!< 0x00000040 */
3074 #define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk /*!<Filter bit 6 */
3075 #define CAN_F5R1_FB7_Pos (7U)
3076 #define CAN_F5R1_FB7_Msk (0x1U << CAN_F5R1_FB7_Pos) /*!< 0x00000080 */
3077 #define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk /*!<Filter bit 7 */
3078 #define CAN_F5R1_FB8_Pos (8U)
3079 #define CAN_F5R1_FB8_Msk (0x1U << CAN_F5R1_FB8_Pos) /*!< 0x00000100 */
3080 #define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk /*!<Filter bit 8 */
3081 #define CAN_F5R1_FB9_Pos (9U)
3082 #define CAN_F5R1_FB9_Msk (0x1U << CAN_F5R1_FB9_Pos) /*!< 0x00000200 */
3083 #define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk /*!<Filter bit 9 */
3084 #define CAN_F5R1_FB10_Pos (10U)
3085 #define CAN_F5R1_FB10_Msk (0x1U << CAN_F5R1_FB10_Pos) /*!< 0x00000400 */
3086 #define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk /*!<Filter bit 10 */
3087 #define CAN_F5R1_FB11_Pos (11U)
3088 #define CAN_F5R1_FB11_Msk (0x1U << CAN_F5R1_FB11_Pos) /*!< 0x00000800 */
3089 #define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk /*!<Filter bit 11 */
3090 #define CAN_F5R1_FB12_Pos (12U)
3091 #define CAN_F5R1_FB12_Msk (0x1U << CAN_F5R1_FB12_Pos) /*!< 0x00001000 */
3092 #define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk /*!<Filter bit 12 */
3093 #define CAN_F5R1_FB13_Pos (13U)
3094 #define CAN_F5R1_FB13_Msk (0x1U << CAN_F5R1_FB13_Pos) /*!< 0x00002000 */
3095 #define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk /*!<Filter bit 13 */
3096 #define CAN_F5R1_FB14_Pos (14U)
3097 #define CAN_F5R1_FB14_Msk (0x1U << CAN_F5R1_FB14_Pos) /*!< 0x00004000 */
3098 #define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk /*!<Filter bit 14 */
3099 #define CAN_F5R1_FB15_Pos (15U)
3100 #define CAN_F5R1_FB15_Msk (0x1U << CAN_F5R1_FB15_Pos) /*!< 0x00008000 */
3101 #define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk /*!<Filter bit 15 */
3102 #define CAN_F5R1_FB16_Pos (16U)
3103 #define CAN_F5R1_FB16_Msk (0x1U << CAN_F5R1_FB16_Pos) /*!< 0x00010000 */
3104 #define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk /*!<Filter bit 16 */
3105 #define CAN_F5R1_FB17_Pos (17U)
3106 #define CAN_F5R1_FB17_Msk (0x1U << CAN_F5R1_FB17_Pos) /*!< 0x00020000 */
3107 #define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk /*!<Filter bit 17 */
3108 #define CAN_F5R1_FB18_Pos (18U)
3109 #define CAN_F5R1_FB18_Msk (0x1U << CAN_F5R1_FB18_Pos) /*!< 0x00040000 */
3110 #define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk /*!<Filter bit 18 */
3111 #define CAN_F5R1_FB19_Pos (19U)
3112 #define CAN_F5R1_FB19_Msk (0x1U << CAN_F5R1_FB19_Pos) /*!< 0x00080000 */
3113 #define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk /*!<Filter bit 19 */
3114 #define CAN_F5R1_FB20_Pos (20U)
3115 #define CAN_F5R1_FB20_Msk (0x1U << CAN_F5R1_FB20_Pos) /*!< 0x00100000 */
3116 #define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk /*!<Filter bit 20 */
3117 #define CAN_F5R1_FB21_Pos (21U)
3118 #define CAN_F5R1_FB21_Msk (0x1U << CAN_F5R1_FB21_Pos) /*!< 0x00200000 */
3119 #define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk /*!<Filter bit 21 */
3120 #define CAN_F5R1_FB22_Pos (22U)
3121 #define CAN_F5R1_FB22_Msk (0x1U << CAN_F5R1_FB22_Pos) /*!< 0x00400000 */
3122 #define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk /*!<Filter bit 22 */
3123 #define CAN_F5R1_FB23_Pos (23U)
3124 #define CAN_F5R1_FB23_Msk (0x1U << CAN_F5R1_FB23_Pos) /*!< 0x00800000 */
3125 #define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk /*!<Filter bit 23 */
3126 #define CAN_F5R1_FB24_Pos (24U)
3127 #define CAN_F5R1_FB24_Msk (0x1U << CAN_F5R1_FB24_Pos) /*!< 0x01000000 */
3128 #define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk /*!<Filter bit 24 */
3129 #define CAN_F5R1_FB25_Pos (25U)
3130 #define CAN_F5R1_FB25_Msk (0x1U << CAN_F5R1_FB25_Pos) /*!< 0x02000000 */
3131 #define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk /*!<Filter bit 25 */
3132 #define CAN_F5R1_FB26_Pos (26U)
3133 #define CAN_F5R1_FB26_Msk (0x1U << CAN_F5R1_FB26_Pos) /*!< 0x04000000 */
3134 #define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk /*!<Filter bit 26 */
3135 #define CAN_F5R1_FB27_Pos (27U)
3136 #define CAN_F5R1_FB27_Msk (0x1U << CAN_F5R1_FB27_Pos) /*!< 0x08000000 */
3137 #define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk /*!<Filter bit 27 */
3138 #define CAN_F5R1_FB28_Pos (28U)
3139 #define CAN_F5R1_FB28_Msk (0x1U << CAN_F5R1_FB28_Pos) /*!< 0x10000000 */
3140 #define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk /*!<Filter bit 28 */
3141 #define CAN_F5R1_FB29_Pos (29U)
3142 #define CAN_F5R1_FB29_Msk (0x1U << CAN_F5R1_FB29_Pos) /*!< 0x20000000 */
3143 #define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk /*!<Filter bit 29 */
3144 #define CAN_F5R1_FB30_Pos (30U)
3145 #define CAN_F5R1_FB30_Msk (0x1U << CAN_F5R1_FB30_Pos) /*!< 0x40000000 */
3146 #define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk /*!<Filter bit 30 */
3147 #define CAN_F5R1_FB31_Pos (31U)
3148 #define CAN_F5R1_FB31_Msk (0x1U << CAN_F5R1_FB31_Pos) /*!< 0x80000000 */
3149 #define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk /*!<Filter bit 31 */
3150
3151 /******************* Bit definition for CAN_F6R1 register *******************/
3152 #define CAN_F6R1_FB0_Pos (0U)
3153 #define CAN_F6R1_FB0_Msk (0x1U << CAN_F6R1_FB0_Pos) /*!< 0x00000001 */
3154 #define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk /*!<Filter bit 0 */
3155 #define CAN_F6R1_FB1_Pos (1U)
3156 #define CAN_F6R1_FB1_Msk (0x1U << CAN_F6R1_FB1_Pos) /*!< 0x00000002 */
3157 #define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk /*!<Filter bit 1 */
3158 #define CAN_F6R1_FB2_Pos (2U)
3159 #define CAN_F6R1_FB2_Msk (0x1U << CAN_F6R1_FB2_Pos) /*!< 0x00000004 */
3160 #define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk /*!<Filter bit 2 */
3161 #define CAN_F6R1_FB3_Pos (3U)
3162 #define CAN_F6R1_FB3_Msk (0x1U << CAN_F6R1_FB3_Pos) /*!< 0x00000008 */
3163 #define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk /*!<Filter bit 3 */
3164 #define CAN_F6R1_FB4_Pos (4U)
3165 #define CAN_F6R1_FB4_Msk (0x1U << CAN_F6R1_FB4_Pos) /*!< 0x00000010 */
3166 #define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk /*!<Filter bit 4 */
3167 #define CAN_F6R1_FB5_Pos (5U)
3168 #define CAN_F6R1_FB5_Msk (0x1U << CAN_F6R1_FB5_Pos) /*!< 0x00000020 */
3169 #define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk /*!<Filter bit 5 */
3170 #define CAN_F6R1_FB6_Pos (6U)
3171 #define CAN_F6R1_FB6_Msk (0x1U << CAN_F6R1_FB6_Pos) /*!< 0x00000040 */
3172 #define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk /*!<Filter bit 6 */
3173 #define CAN_F6R1_FB7_Pos (7U)
3174 #define CAN_F6R1_FB7_Msk (0x1U << CAN_F6R1_FB7_Pos) /*!< 0x00000080 */
3175 #define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk /*!<Filter bit 7 */
3176 #define CAN_F6R1_FB8_Pos (8U)
3177 #define CAN_F6R1_FB8_Msk (0x1U << CAN_F6R1_FB8_Pos) /*!< 0x00000100 */
3178 #define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk /*!<Filter bit 8 */
3179 #define CAN_F6R1_FB9_Pos (9U)
3180 #define CAN_F6R1_FB9_Msk (0x1U << CAN_F6R1_FB9_Pos) /*!< 0x00000200 */
3181 #define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk /*!<Filter bit 9 */
3182 #define CAN_F6R1_FB10_Pos (10U)
3183 #define CAN_F6R1_FB10_Msk (0x1U << CAN_F6R1_FB10_Pos) /*!< 0x00000400 */
3184 #define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk /*!<Filter bit 10 */
3185 #define CAN_F6R1_FB11_Pos (11U)
3186 #define CAN_F6R1_FB11_Msk (0x1U << CAN_F6R1_FB11_Pos) /*!< 0x00000800 */
3187 #define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk /*!<Filter bit 11 */
3188 #define CAN_F6R1_FB12_Pos (12U)
3189 #define CAN_F6R1_FB12_Msk (0x1U << CAN_F6R1_FB12_Pos) /*!< 0x00001000 */
3190 #define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk /*!<Filter bit 12 */
3191 #define CAN_F6R1_FB13_Pos (13U)
3192 #define CAN_F6R1_FB13_Msk (0x1U << CAN_F6R1_FB13_Pos) /*!< 0x00002000 */
3193 #define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk /*!<Filter bit 13 */
3194 #define CAN_F6R1_FB14_Pos (14U)
3195 #define CAN_F6R1_FB14_Msk (0x1U << CAN_F6R1_FB14_Pos) /*!< 0x00004000 */
3196 #define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk /*!<Filter bit 14 */
3197 #define CAN_F6R1_FB15_Pos (15U)
3198 #define CAN_F6R1_FB15_Msk (0x1U << CAN_F6R1_FB15_Pos) /*!< 0x00008000 */
3199 #define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk /*!<Filter bit 15 */
3200 #define CAN_F6R1_FB16_Pos (16U)
3201 #define CAN_F6R1_FB16_Msk (0x1U << CAN_F6R1_FB16_Pos) /*!< 0x00010000 */
3202 #define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk /*!<Filter bit 16 */
3203 #define CAN_F6R1_FB17_Pos (17U)
3204 #define CAN_F6R1_FB17_Msk (0x1U << CAN_F6R1_FB17_Pos) /*!< 0x00020000 */
3205 #define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk /*!<Filter bit 17 */
3206 #define CAN_F6R1_FB18_Pos (18U)
3207 #define CAN_F6R1_FB18_Msk (0x1U << CAN_F6R1_FB18_Pos) /*!< 0x00040000 */
3208 #define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk /*!<Filter bit 18 */
3209 #define CAN_F6R1_FB19_Pos (19U)
3210 #define CAN_F6R1_FB19_Msk (0x1U << CAN_F6R1_FB19_Pos) /*!< 0x00080000 */
3211 #define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk /*!<Filter bit 19 */
3212 #define CAN_F6R1_FB20_Pos (20U)
3213 #define CAN_F6R1_FB20_Msk (0x1U << CAN_F6R1_FB20_Pos) /*!< 0x00100000 */
3214 #define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk /*!<Filter bit 20 */
3215 #define CAN_F6R1_FB21_Pos (21U)
3216 #define CAN_F6R1_FB21_Msk (0x1U << CAN_F6R1_FB21_Pos) /*!< 0x00200000 */
3217 #define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk /*!<Filter bit 21 */
3218 #define CAN_F6R1_FB22_Pos (22U)
3219 #define CAN_F6R1_FB22_Msk (0x1U << CAN_F6R1_FB22_Pos) /*!< 0x00400000 */
3220 #define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk /*!<Filter bit 22 */
3221 #define CAN_F6R1_FB23_Pos (23U)
3222 #define CAN_F6R1_FB23_Msk (0x1U << CAN_F6R1_FB23_Pos) /*!< 0x00800000 */
3223 #define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk /*!<Filter bit 23 */
3224 #define CAN_F6R1_FB24_Pos (24U)
3225 #define CAN_F6R1_FB24_Msk (0x1U << CAN_F6R1_FB24_Pos) /*!< 0x01000000 */
3226 #define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk /*!<Filter bit 24 */
3227 #define CAN_F6R1_FB25_Pos (25U)
3228 #define CAN_F6R1_FB25_Msk (0x1U << CAN_F6R1_FB25_Pos) /*!< 0x02000000 */
3229 #define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk /*!<Filter bit 25 */
3230 #define CAN_F6R1_FB26_Pos (26U)
3231 #define CAN_F6R1_FB26_Msk (0x1U << CAN_F6R1_FB26_Pos) /*!< 0x04000000 */
3232 #define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk /*!<Filter bit 26 */
3233 #define CAN_F6R1_FB27_Pos (27U)
3234 #define CAN_F6R1_FB27_Msk (0x1U << CAN_F6R1_FB27_Pos) /*!< 0x08000000 */
3235 #define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk /*!<Filter bit 27 */
3236 #define CAN_F6R1_FB28_Pos (28U)
3237 #define CAN_F6R1_FB28_Msk (0x1U << CAN_F6R1_FB28_Pos) /*!< 0x10000000 */
3238 #define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk /*!<Filter bit 28 */
3239 #define CAN_F6R1_FB29_Pos (29U)
3240 #define CAN_F6R1_FB29_Msk (0x1U << CAN_F6R1_FB29_Pos) /*!< 0x20000000 */
3241 #define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk /*!<Filter bit 29 */
3242 #define CAN_F6R1_FB30_Pos (30U)
3243 #define CAN_F6R1_FB30_Msk (0x1U << CAN_F6R1_FB30_Pos) /*!< 0x40000000 */
3244 #define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk /*!<Filter bit 30 */
3245 #define CAN_F6R1_FB31_Pos (31U)
3246 #define CAN_F6R1_FB31_Msk (0x1U << CAN_F6R1_FB31_Pos) /*!< 0x80000000 */
3247 #define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk /*!<Filter bit 31 */
3248
3249 /******************* Bit definition for CAN_F7R1 register *******************/
3250 #define CAN_F7R1_FB0_Pos (0U)
3251 #define CAN_F7R1_FB0_Msk (0x1U << CAN_F7R1_FB0_Pos) /*!< 0x00000001 */
3252 #define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk /*!<Filter bit 0 */
3253 #define CAN_F7R1_FB1_Pos (1U)
3254 #define CAN_F7R1_FB1_Msk (0x1U << CAN_F7R1_FB1_Pos) /*!< 0x00000002 */
3255 #define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk /*!<Filter bit 1 */
3256 #define CAN_F7R1_FB2_Pos (2U)
3257 #define CAN_F7R1_FB2_Msk (0x1U << CAN_F7R1_FB2_Pos) /*!< 0x00000004 */
3258 #define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk /*!<Filter bit 2 */
3259 #define CAN_F7R1_FB3_Pos (3U)
3260 #define CAN_F7R1_FB3_Msk (0x1U << CAN_F7R1_FB3_Pos) /*!< 0x00000008 */
3261 #define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk /*!<Filter bit 3 */
3262 #define CAN_F7R1_FB4_Pos (4U)
3263 #define CAN_F7R1_FB4_Msk (0x1U << CAN_F7R1_FB4_Pos) /*!< 0x00000010 */
3264 #define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk /*!<Filter bit 4 */
3265 #define CAN_F7R1_FB5_Pos (5U)
3266 #define CAN_F7R1_FB5_Msk (0x1U << CAN_F7R1_FB5_Pos) /*!< 0x00000020 */
3267 #define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk /*!<Filter bit 5 */
3268 #define CAN_F7R1_FB6_Pos (6U)
3269 #define CAN_F7R1_FB6_Msk (0x1U << CAN_F7R1_FB6_Pos) /*!< 0x00000040 */
3270 #define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk /*!<Filter bit 6 */
3271 #define CAN_F7R1_FB7_Pos (7U)
3272 #define CAN_F7R1_FB7_Msk (0x1U << CAN_F7R1_FB7_Pos) /*!< 0x00000080 */
3273 #define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk /*!<Filter bit 7 */
3274 #define CAN_F7R1_FB8_Pos (8U)
3275 #define CAN_F7R1_FB8_Msk (0x1U << CAN_F7R1_FB8_Pos) /*!< 0x00000100 */
3276 #define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk /*!<Filter bit 8 */
3277 #define CAN_F7R1_FB9_Pos (9U)
3278 #define CAN_F7R1_FB9_Msk (0x1U << CAN_F7R1_FB9_Pos) /*!< 0x00000200 */
3279 #define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk /*!<Filter bit 9 */
3280 #define CAN_F7R1_FB10_Pos (10U)
3281 #define CAN_F7R1_FB10_Msk (0x1U << CAN_F7R1_FB10_Pos) /*!< 0x00000400 */
3282 #define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk /*!<Filter bit 10 */
3283 #define CAN_F7R1_FB11_Pos (11U)
3284 #define CAN_F7R1_FB11_Msk (0x1U << CAN_F7R1_FB11_Pos) /*!< 0x00000800 */
3285 #define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk /*!<Filter bit 11 */
3286 #define CAN_F7R1_FB12_Pos (12U)
3287 #define CAN_F7R1_FB12_Msk (0x1U << CAN_F7R1_FB12_Pos) /*!< 0x00001000 */
3288 #define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk /*!<Filter bit 12 */
3289 #define CAN_F7R1_FB13_Pos (13U)
3290 #define CAN_F7R1_FB13_Msk (0x1U << CAN_F7R1_FB13_Pos) /*!< 0x00002000 */
3291 #define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk /*!<Filter bit 13 */
3292 #define CAN_F7R1_FB14_Pos (14U)
3293 #define CAN_F7R1_FB14_Msk (0x1U << CAN_F7R1_FB14_Pos) /*!< 0x00004000 */
3294 #define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk /*!<Filter bit 14 */
3295 #define CAN_F7R1_FB15_Pos (15U)
3296 #define CAN_F7R1_FB15_Msk (0x1U << CAN_F7R1_FB15_Pos) /*!< 0x00008000 */
3297 #define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk /*!<Filter bit 15 */
3298 #define CAN_F7R1_FB16_Pos (16U)
3299 #define CAN_F7R1_FB16_Msk (0x1U << CAN_F7R1_FB16_Pos) /*!< 0x00010000 */
3300 #define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk /*!<Filter bit 16 */
3301 #define CAN_F7R1_FB17_Pos (17U)
3302 #define CAN_F7R1_FB17_Msk (0x1U << CAN_F7R1_FB17_Pos) /*!< 0x00020000 */
3303 #define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk /*!<Filter bit 17 */
3304 #define CAN_F7R1_FB18_Pos (18U)
3305 #define CAN_F7R1_FB18_Msk (0x1U << CAN_F7R1_FB18_Pos) /*!< 0x00040000 */
3306 #define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk /*!<Filter bit 18 */
3307 #define CAN_F7R1_FB19_Pos (19U)
3308 #define CAN_F7R1_FB19_Msk (0x1U << CAN_F7R1_FB19_Pos) /*!< 0x00080000 */
3309 #define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk /*!<Filter bit 19 */
3310 #define CAN_F7R1_FB20_Pos (20U)
3311 #define CAN_F7R1_FB20_Msk (0x1U << CAN_F7R1_FB20_Pos) /*!< 0x00100000 */
3312 #define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk /*!<Filter bit 20 */
3313 #define CAN_F7R1_FB21_Pos (21U)
3314 #define CAN_F7R1_FB21_Msk (0x1U << CAN_F7R1_FB21_Pos) /*!< 0x00200000 */
3315 #define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk /*!<Filter bit 21 */
3316 #define CAN_F7R1_FB22_Pos (22U)
3317 #define CAN_F7R1_FB22_Msk (0x1U << CAN_F7R1_FB22_Pos) /*!< 0x00400000 */
3318 #define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk /*!<Filter bit 22 */
3319 #define CAN_F7R1_FB23_Pos (23U)
3320 #define CAN_F7R1_FB23_Msk (0x1U << CAN_F7R1_FB23_Pos) /*!< 0x00800000 */
3321 #define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk /*!<Filter bit 23 */
3322 #define CAN_F7R1_FB24_Pos (24U)
3323 #define CAN_F7R1_FB24_Msk (0x1U << CAN_F7R1_FB24_Pos) /*!< 0x01000000 */
3324 #define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk /*!<Filter bit 24 */
3325 #define CAN_F7R1_FB25_Pos (25U)
3326 #define CAN_F7R1_FB25_Msk (0x1U << CAN_F7R1_FB25_Pos) /*!< 0x02000000 */
3327 #define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk /*!<Filter bit 25 */
3328 #define CAN_F7R1_FB26_Pos (26U)
3329 #define CAN_F7R1_FB26_Msk (0x1U << CAN_F7R1_FB26_Pos) /*!< 0x04000000 */
3330 #define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk /*!<Filter bit 26 */
3331 #define CAN_F7R1_FB27_Pos (27U)
3332 #define CAN_F7R1_FB27_Msk (0x1U << CAN_F7R1_FB27_Pos) /*!< 0x08000000 */
3333 #define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk /*!<Filter bit 27 */
3334 #define CAN_F7R1_FB28_Pos (28U)
3335 #define CAN_F7R1_FB28_Msk (0x1U << CAN_F7R1_FB28_Pos) /*!< 0x10000000 */
3336 #define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk /*!<Filter bit 28 */
3337 #define CAN_F7R1_FB29_Pos (29U)
3338 #define CAN_F7R1_FB29_Msk (0x1U << CAN_F7R1_FB29_Pos) /*!< 0x20000000 */
3339 #define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk /*!<Filter bit 29 */
3340 #define CAN_F7R1_FB30_Pos (30U)
3341 #define CAN_F7R1_FB30_Msk (0x1U << CAN_F7R1_FB30_Pos) /*!< 0x40000000 */
3342 #define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk /*!<Filter bit 30 */
3343 #define CAN_F7R1_FB31_Pos (31U)
3344 #define CAN_F7R1_FB31_Msk (0x1U << CAN_F7R1_FB31_Pos) /*!< 0x80000000 */
3345 #define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk /*!<Filter bit 31 */
3346
3347 /******************* Bit definition for CAN_F8R1 register *******************/
3348 #define CAN_F8R1_FB0_Pos (0U)
3349 #define CAN_F8R1_FB0_Msk (0x1U << CAN_F8R1_FB0_Pos) /*!< 0x00000001 */
3350 #define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk /*!<Filter bit 0 */
3351 #define CAN_F8R1_FB1_Pos (1U)
3352 #define CAN_F8R1_FB1_Msk (0x1U << CAN_F8R1_FB1_Pos) /*!< 0x00000002 */
3353 #define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk /*!<Filter bit 1 */
3354 #define CAN_F8R1_FB2_Pos (2U)
3355 #define CAN_F8R1_FB2_Msk (0x1U << CAN_F8R1_FB2_Pos) /*!< 0x00000004 */
3356 #define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk /*!<Filter bit 2 */
3357 #define CAN_F8R1_FB3_Pos (3U)
3358 #define CAN_F8R1_FB3_Msk (0x1U << CAN_F8R1_FB3_Pos) /*!< 0x00000008 */
3359 #define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk /*!<Filter bit 3 */
3360 #define CAN_F8R1_FB4_Pos (4U)
3361 #define CAN_F8R1_FB4_Msk (0x1U << CAN_F8R1_FB4_Pos) /*!< 0x00000010 */
3362 #define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk /*!<Filter bit 4 */
3363 #define CAN_F8R1_FB5_Pos (5U)
3364 #define CAN_F8R1_FB5_Msk (0x1U << CAN_F8R1_FB5_Pos) /*!< 0x00000020 */
3365 #define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk /*!<Filter bit 5 */
3366 #define CAN_F8R1_FB6_Pos (6U)
3367 #define CAN_F8R1_FB6_Msk (0x1U << CAN_F8R1_FB6_Pos) /*!< 0x00000040 */
3368 #define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk /*!<Filter bit 6 */
3369 #define CAN_F8R1_FB7_Pos (7U)
3370 #define CAN_F8R1_FB7_Msk (0x1U << CAN_F8R1_FB7_Pos) /*!< 0x00000080 */
3371 #define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk /*!<Filter bit 7 */
3372 #define CAN_F8R1_FB8_Pos (8U)
3373 #define CAN_F8R1_FB8_Msk (0x1U << CAN_F8R1_FB8_Pos) /*!< 0x00000100 */
3374 #define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk /*!<Filter bit 8 */
3375 #define CAN_F8R1_FB9_Pos (9U)
3376 #define CAN_F8R1_FB9_Msk (0x1U << CAN_F8R1_FB9_Pos) /*!< 0x00000200 */
3377 #define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk /*!<Filter bit 9 */
3378 #define CAN_F8R1_FB10_Pos (10U)
3379 #define CAN_F8R1_FB10_Msk (0x1U << CAN_F8R1_FB10_Pos) /*!< 0x00000400 */
3380 #define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk /*!<Filter bit 10 */
3381 #define CAN_F8R1_FB11_Pos (11U)
3382 #define CAN_F8R1_FB11_Msk (0x1U << CAN_F8R1_FB11_Pos) /*!< 0x00000800 */
3383 #define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk /*!<Filter bit 11 */
3384 #define CAN_F8R1_FB12_Pos (12U)
3385 #define CAN_F8R1_FB12_Msk (0x1U << CAN_F8R1_FB12_Pos) /*!< 0x00001000 */
3386 #define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk /*!<Filter bit 12 */
3387 #define CAN_F8R1_FB13_Pos (13U)
3388 #define CAN_F8R1_FB13_Msk (0x1U << CAN_F8R1_FB13_Pos) /*!< 0x00002000 */
3389 #define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk /*!<Filter bit 13 */
3390 #define CAN_F8R1_FB14_Pos (14U)
3391 #define CAN_F8R1_FB14_Msk (0x1U << CAN_F8R1_FB14_Pos) /*!< 0x00004000 */
3392 #define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk /*!<Filter bit 14 */
3393 #define CAN_F8R1_FB15_Pos (15U)
3394 #define CAN_F8R1_FB15_Msk (0x1U << CAN_F8R1_FB15_Pos) /*!< 0x00008000 */
3395 #define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk /*!<Filter bit 15 */
3396 #define CAN_F8R1_FB16_Pos (16U)
3397 #define CAN_F8R1_FB16_Msk (0x1U << CAN_F8R1_FB16_Pos) /*!< 0x00010000 */
3398 #define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk /*!<Filter bit 16 */
3399 #define CAN_F8R1_FB17_Pos (17U)
3400 #define CAN_F8R1_FB17_Msk (0x1U << CAN_F8R1_FB17_Pos) /*!< 0x00020000 */
3401 #define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk /*!<Filter bit 17 */
3402 #define CAN_F8R1_FB18_Pos (18U)
3403 #define CAN_F8R1_FB18_Msk (0x1U << CAN_F8R1_FB18_Pos) /*!< 0x00040000 */
3404 #define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk /*!<Filter bit 18 */
3405 #define CAN_F8R1_FB19_Pos (19U)
3406 #define CAN_F8R1_FB19_Msk (0x1U << CAN_F8R1_FB19_Pos) /*!< 0x00080000 */
3407 #define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk /*!<Filter bit 19 */
3408 #define CAN_F8R1_FB20_Pos (20U)
3409 #define CAN_F8R1_FB20_Msk (0x1U << CAN_F8R1_FB20_Pos) /*!< 0x00100000 */
3410 #define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk /*!<Filter bit 20 */
3411 #define CAN_F8R1_FB21_Pos (21U)
3412 #define CAN_F8R1_FB21_Msk (0x1U << CAN_F8R1_FB21_Pos) /*!< 0x00200000 */
3413 #define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk /*!<Filter bit 21 */
3414 #define CAN_F8R1_FB22_Pos (22U)
3415 #define CAN_F8R1_FB22_Msk (0x1U << CAN_F8R1_FB22_Pos) /*!< 0x00400000 */
3416 #define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk /*!<Filter bit 22 */
3417 #define CAN_F8R1_FB23_Pos (23U)
3418 #define CAN_F8R1_FB23_Msk (0x1U << CAN_F8R1_FB23_Pos) /*!< 0x00800000 */
3419 #define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk /*!<Filter bit 23 */
3420 #define CAN_F8R1_FB24_Pos (24U)
3421 #define CAN_F8R1_FB24_Msk (0x1U << CAN_F8R1_FB24_Pos) /*!< 0x01000000 */
3422 #define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk /*!<Filter bit 24 */
3423 #define CAN_F8R1_FB25_Pos (25U)
3424 #define CAN_F8R1_FB25_Msk (0x1U << CAN_F8R1_FB25_Pos) /*!< 0x02000000 */
3425 #define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk /*!<Filter bit 25 */
3426 #define CAN_F8R1_FB26_Pos (26U)
3427 #define CAN_F8R1_FB26_Msk (0x1U << CAN_F8R1_FB26_Pos) /*!< 0x04000000 */
3428 #define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk /*!<Filter bit 26 */
3429 #define CAN_F8R1_FB27_Pos (27U)
3430 #define CAN_F8R1_FB27_Msk (0x1U << CAN_F8R1_FB27_Pos) /*!< 0x08000000 */
3431 #define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk /*!<Filter bit 27 */
3432 #define CAN_F8R1_FB28_Pos (28U)
3433 #define CAN_F8R1_FB28_Msk (0x1U << CAN_F8R1_FB28_Pos) /*!< 0x10000000 */
3434 #define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk /*!<Filter bit 28 */
3435 #define CAN_F8R1_FB29_Pos (29U)
3436 #define CAN_F8R1_FB29_Msk (0x1U << CAN_F8R1_FB29_Pos) /*!< 0x20000000 */
3437 #define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk /*!<Filter bit 29 */
3438 #define CAN_F8R1_FB30_Pos (30U)
3439 #define CAN_F8R1_FB30_Msk (0x1U << CAN_F8R1_FB30_Pos) /*!< 0x40000000 */
3440 #define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk /*!<Filter bit 30 */
3441 #define CAN_F8R1_FB31_Pos (31U)
3442 #define CAN_F8R1_FB31_Msk (0x1U << CAN_F8R1_FB31_Pos) /*!< 0x80000000 */
3443 #define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk /*!<Filter bit 31 */
3444
3445 /******************* Bit definition for CAN_F9R1 register *******************/
3446 #define CAN_F9R1_FB0_Pos (0U)
3447 #define CAN_F9R1_FB0_Msk (0x1U << CAN_F9R1_FB0_Pos) /*!< 0x00000001 */
3448 #define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk /*!<Filter bit 0 */
3449 #define CAN_F9R1_FB1_Pos (1U)
3450 #define CAN_F9R1_FB1_Msk (0x1U << CAN_F9R1_FB1_Pos) /*!< 0x00000002 */
3451 #define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk /*!<Filter bit 1 */
3452 #define CAN_F9R1_FB2_Pos (2U)
3453 #define CAN_F9R1_FB2_Msk (0x1U << CAN_F9R1_FB2_Pos) /*!< 0x00000004 */
3454 #define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk /*!<Filter bit 2 */
3455 #define CAN_F9R1_FB3_Pos (3U)
3456 #define CAN_F9R1_FB3_Msk (0x1U << CAN_F9R1_FB3_Pos) /*!< 0x00000008 */
3457 #define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk /*!<Filter bit 3 */
3458 #define CAN_F9R1_FB4_Pos (4U)
3459 #define CAN_F9R1_FB4_Msk (0x1U << CAN_F9R1_FB4_Pos) /*!< 0x00000010 */
3460 #define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk /*!<Filter bit 4 */
3461 #define CAN_F9R1_FB5_Pos (5U)
3462 #define CAN_F9R1_FB5_Msk (0x1U << CAN_F9R1_FB5_Pos) /*!< 0x00000020 */
3463 #define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk /*!<Filter bit 5 */
3464 #define CAN_F9R1_FB6_Pos (6U)
3465 #define CAN_F9R1_FB6_Msk (0x1U << CAN_F9R1_FB6_Pos) /*!< 0x00000040 */
3466 #define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk /*!<Filter bit 6 */
3467 #define CAN_F9R1_FB7_Pos (7U)
3468 #define CAN_F9R1_FB7_Msk (0x1U << CAN_F9R1_FB7_Pos) /*!< 0x00000080 */
3469 #define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk /*!<Filter bit 7 */
3470 #define CAN_F9R1_FB8_Pos (8U)
3471 #define CAN_F9R1_FB8_Msk (0x1U << CAN_F9R1_FB8_Pos) /*!< 0x00000100 */
3472 #define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk /*!<Filter bit 8 */
3473 #define CAN_F9R1_FB9_Pos (9U)
3474 #define CAN_F9R1_FB9_Msk (0x1U << CAN_F9R1_FB9_Pos) /*!< 0x00000200 */
3475 #define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk /*!<Filter bit 9 */
3476 #define CAN_F9R1_FB10_Pos (10U)
3477 #define CAN_F9R1_FB10_Msk (0x1U << CAN_F9R1_FB10_Pos) /*!< 0x00000400 */
3478 #define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk /*!<Filter bit 10 */
3479 #define CAN_F9R1_FB11_Pos (11U)
3480 #define CAN_F9R1_FB11_Msk (0x1U << CAN_F9R1_FB11_Pos) /*!< 0x00000800 */
3481 #define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk /*!<Filter bit 11 */
3482 #define CAN_F9R1_FB12_Pos (12U)
3483 #define CAN_F9R1_FB12_Msk (0x1U << CAN_F9R1_FB12_Pos) /*!< 0x00001000 */
3484 #define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk /*!<Filter bit 12 */
3485 #define CAN_F9R1_FB13_Pos (13U)
3486 #define CAN_F9R1_FB13_Msk (0x1U << CAN_F9R1_FB13_Pos) /*!< 0x00002000 */
3487 #define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk /*!<Filter bit 13 */
3488 #define CAN_F9R1_FB14_Pos (14U)
3489 #define CAN_F9R1_FB14_Msk (0x1U << CAN_F9R1_FB14_Pos) /*!< 0x00004000 */
3490 #define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk /*!<Filter bit 14 */
3491 #define CAN_F9R1_FB15_Pos (15U)
3492 #define CAN_F9R1_FB15_Msk (0x1U << CAN_F9R1_FB15_Pos) /*!< 0x00008000 */
3493 #define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk /*!<Filter bit 15 */
3494 #define CAN_F9R1_FB16_Pos (16U)
3495 #define CAN_F9R1_FB16_Msk (0x1U << CAN_F9R1_FB16_Pos) /*!< 0x00010000 */
3496 #define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk /*!<Filter bit 16 */
3497 #define CAN_F9R1_FB17_Pos (17U)
3498 #define CAN_F9R1_FB17_Msk (0x1U << CAN_F9R1_FB17_Pos) /*!< 0x00020000 */
3499 #define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk /*!<Filter bit 17 */
3500 #define CAN_F9R1_FB18_Pos (18U)
3501 #define CAN_F9R1_FB18_Msk (0x1U << CAN_F9R1_FB18_Pos) /*!< 0x00040000 */
3502 #define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk /*!<Filter bit 18 */
3503 #define CAN_F9R1_FB19_Pos (19U)
3504 #define CAN_F9R1_FB19_Msk (0x1U << CAN_F9R1_FB19_Pos) /*!< 0x00080000 */
3505 #define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk /*!<Filter bit 19 */
3506 #define CAN_F9R1_FB20_Pos (20U)
3507 #define CAN_F9R1_FB20_Msk (0x1U << CAN_F9R1_FB20_Pos) /*!< 0x00100000 */
3508 #define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk /*!<Filter bit 20 */
3509 #define CAN_F9R1_FB21_Pos (21U)
3510 #define CAN_F9R1_FB21_Msk (0x1U << CAN_F9R1_FB21_Pos) /*!< 0x00200000 */
3511 #define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk /*!<Filter bit 21 */
3512 #define CAN_F9R1_FB22_Pos (22U)
3513 #define CAN_F9R1_FB22_Msk (0x1U << CAN_F9R1_FB22_Pos) /*!< 0x00400000 */
3514 #define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk /*!<Filter bit 22 */
3515 #define CAN_F9R1_FB23_Pos (23U)
3516 #define CAN_F9R1_FB23_Msk (0x1U << CAN_F9R1_FB23_Pos) /*!< 0x00800000 */
3517 #define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk /*!<Filter bit 23 */
3518 #define CAN_F9R1_FB24_Pos (24U)
3519 #define CAN_F9R1_FB24_Msk (0x1U << CAN_F9R1_FB24_Pos) /*!< 0x01000000 */
3520 #define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk /*!<Filter bit 24 */
3521 #define CAN_F9R1_FB25_Pos (25U)
3522 #define CAN_F9R1_FB25_Msk (0x1U << CAN_F9R1_FB25_Pos) /*!< 0x02000000 */
3523 #define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk /*!<Filter bit 25 */
3524 #define CAN_F9R1_FB26_Pos (26U)
3525 #define CAN_F9R1_FB26_Msk (0x1U << CAN_F9R1_FB26_Pos) /*!< 0x04000000 */
3526 #define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk /*!<Filter bit 26 */
3527 #define CAN_F9R1_FB27_Pos (27U)
3528 #define CAN_F9R1_FB27_Msk (0x1U << CAN_F9R1_FB27_Pos) /*!< 0x08000000 */
3529 #define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk /*!<Filter bit 27 */
3530 #define CAN_F9R1_FB28_Pos (28U)
3531 #define CAN_F9R1_FB28_Msk (0x1U << CAN_F9R1_FB28_Pos) /*!< 0x10000000 */
3532 #define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk /*!<Filter bit 28 */
3533 #define CAN_F9R1_FB29_Pos (29U)
3534 #define CAN_F9R1_FB29_Msk (0x1U << CAN_F9R1_FB29_Pos) /*!< 0x20000000 */
3535 #define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk /*!<Filter bit 29 */
3536 #define CAN_F9R1_FB30_Pos (30U)
3537 #define CAN_F9R1_FB30_Msk (0x1U << CAN_F9R1_FB30_Pos) /*!< 0x40000000 */
3538 #define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk /*!<Filter bit 30 */
3539 #define CAN_F9R1_FB31_Pos (31U)
3540 #define CAN_F9R1_FB31_Msk (0x1U << CAN_F9R1_FB31_Pos) /*!< 0x80000000 */
3541 #define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk /*!<Filter bit 31 */
3542
3543 /******************* Bit definition for CAN_F10R1 register ******************/
3544 #define CAN_F10R1_FB0_Pos (0U)
3545 #define CAN_F10R1_FB0_Msk (0x1U << CAN_F10R1_FB0_Pos) /*!< 0x00000001 */
3546 #define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk /*!<Filter bit 0 */
3547 #define CAN_F10R1_FB1_Pos (1U)
3548 #define CAN_F10R1_FB1_Msk (0x1U << CAN_F10R1_FB1_Pos) /*!< 0x00000002 */
3549 #define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk /*!<Filter bit 1 */
3550 #define CAN_F10R1_FB2_Pos (2U)
3551 #define CAN_F10R1_FB2_Msk (0x1U << CAN_F10R1_FB2_Pos) /*!< 0x00000004 */
3552 #define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk /*!<Filter bit 2 */
3553 #define CAN_F10R1_FB3_Pos (3U)
3554 #define CAN_F10R1_FB3_Msk (0x1U << CAN_F10R1_FB3_Pos) /*!< 0x00000008 */
3555 #define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk /*!<Filter bit 3 */
3556 #define CAN_F10R1_FB4_Pos (4U)
3557 #define CAN_F10R1_FB4_Msk (0x1U << CAN_F10R1_FB4_Pos) /*!< 0x00000010 */
3558 #define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk /*!<Filter bit 4 */
3559 #define CAN_F10R1_FB5_Pos (5U)
3560 #define CAN_F10R1_FB5_Msk (0x1U << CAN_F10R1_FB5_Pos) /*!< 0x00000020 */
3561 #define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk /*!<Filter bit 5 */
3562 #define CAN_F10R1_FB6_Pos (6U)
3563 #define CAN_F10R1_FB6_Msk (0x1U << CAN_F10R1_FB6_Pos) /*!< 0x00000040 */
3564 #define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk /*!<Filter bit 6 */
3565 #define CAN_F10R1_FB7_Pos (7U)
3566 #define CAN_F10R1_FB7_Msk (0x1U << CAN_F10R1_FB7_Pos) /*!< 0x00000080 */
3567 #define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk /*!<Filter bit 7 */
3568 #define CAN_F10R1_FB8_Pos (8U)
3569 #define CAN_F10R1_FB8_Msk (0x1U << CAN_F10R1_FB8_Pos) /*!< 0x00000100 */
3570 #define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk /*!<Filter bit 8 */
3571 #define CAN_F10R1_FB9_Pos (9U)
3572 #define CAN_F10R1_FB9_Msk (0x1U << CAN_F10R1_FB9_Pos) /*!< 0x00000200 */
3573 #define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk /*!<Filter bit 9 */
3574 #define CAN_F10R1_FB10_Pos (10U)
3575 #define CAN_F10R1_FB10_Msk (0x1U << CAN_F10R1_FB10_Pos) /*!< 0x00000400 */
3576 #define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk /*!<Filter bit 10 */
3577 #define CAN_F10R1_FB11_Pos (11U)
3578 #define CAN_F10R1_FB11_Msk (0x1U << CAN_F10R1_FB11_Pos) /*!< 0x00000800 */
3579 #define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk /*!<Filter bit 11 */
3580 #define CAN_F10R1_FB12_Pos (12U)
3581 #define CAN_F10R1_FB12_Msk (0x1U << CAN_F10R1_FB12_Pos) /*!< 0x00001000 */
3582 #define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk /*!<Filter bit 12 */
3583 #define CAN_F10R1_FB13_Pos (13U)
3584 #define CAN_F10R1_FB13_Msk (0x1U << CAN_F10R1_FB13_Pos) /*!< 0x00002000 */
3585 #define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk /*!<Filter bit 13 */
3586 #define CAN_F10R1_FB14_Pos (14U)
3587 #define CAN_F10R1_FB14_Msk (0x1U << CAN_F10R1_FB14_Pos) /*!< 0x00004000 */
3588 #define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk /*!<Filter bit 14 */
3589 #define CAN_F10R1_FB15_Pos (15U)
3590 #define CAN_F10R1_FB15_Msk (0x1U << CAN_F10R1_FB15_Pos) /*!< 0x00008000 */
3591 #define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk /*!<Filter bit 15 */
3592 #define CAN_F10R1_FB16_Pos (16U)
3593 #define CAN_F10R1_FB16_Msk (0x1U << CAN_F10R1_FB16_Pos) /*!< 0x00010000 */
3594 #define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk /*!<Filter bit 16 */
3595 #define CAN_F10R1_FB17_Pos (17U)
3596 #define CAN_F10R1_FB17_Msk (0x1U << CAN_F10R1_FB17_Pos) /*!< 0x00020000 */
3597 #define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk /*!<Filter bit 17 */
3598 #define CAN_F10R1_FB18_Pos (18U)
3599 #define CAN_F10R1_FB18_Msk (0x1U << CAN_F10R1_FB18_Pos) /*!< 0x00040000 */
3600 #define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk /*!<Filter bit 18 */
3601 #define CAN_F10R1_FB19_Pos (19U)
3602 #define CAN_F10R1_FB19_Msk (0x1U << CAN_F10R1_FB19_Pos) /*!< 0x00080000 */
3603 #define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk /*!<Filter bit 19 */
3604 #define CAN_F10R1_FB20_Pos (20U)
3605 #define CAN_F10R1_FB20_Msk (0x1U << CAN_F10R1_FB20_Pos) /*!< 0x00100000 */
3606 #define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk /*!<Filter bit 20 */
3607 #define CAN_F10R1_FB21_Pos (21U)
3608 #define CAN_F10R1_FB21_Msk (0x1U << CAN_F10R1_FB21_Pos) /*!< 0x00200000 */
3609 #define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk /*!<Filter bit 21 */
3610 #define CAN_F10R1_FB22_Pos (22U)
3611 #define CAN_F10R1_FB22_Msk (0x1U << CAN_F10R1_FB22_Pos) /*!< 0x00400000 */
3612 #define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk /*!<Filter bit 22 */
3613 #define CAN_F10R1_FB23_Pos (23U)
3614 #define CAN_F10R1_FB23_Msk (0x1U << CAN_F10R1_FB23_Pos) /*!< 0x00800000 */
3615 #define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk /*!<Filter bit 23 */
3616 #define CAN_F10R1_FB24_Pos (24U)
3617 #define CAN_F10R1_FB24_Msk (0x1U << CAN_F10R1_FB24_Pos) /*!< 0x01000000 */
3618 #define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk /*!<Filter bit 24 */
3619 #define CAN_F10R1_FB25_Pos (25U)
3620 #define CAN_F10R1_FB25_Msk (0x1U << CAN_F10R1_FB25_Pos) /*!< 0x02000000 */
3621 #define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk /*!<Filter bit 25 */
3622 #define CAN_F10R1_FB26_Pos (26U)
3623 #define CAN_F10R1_FB26_Msk (0x1U << CAN_F10R1_FB26_Pos) /*!< 0x04000000 */
3624 #define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk /*!<Filter bit 26 */
3625 #define CAN_F10R1_FB27_Pos (27U)
3626 #define CAN_F10R1_FB27_Msk (0x1U << CAN_F10R1_FB27_Pos) /*!< 0x08000000 */
3627 #define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk /*!<Filter bit 27 */
3628 #define CAN_F10R1_FB28_Pos (28U)
3629 #define CAN_F10R1_FB28_Msk (0x1U << CAN_F10R1_FB28_Pos) /*!< 0x10000000 */
3630 #define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk /*!<Filter bit 28 */
3631 #define CAN_F10R1_FB29_Pos (29U)
3632 #define CAN_F10R1_FB29_Msk (0x1U << CAN_F10R1_FB29_Pos) /*!< 0x20000000 */
3633 #define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk /*!<Filter bit 29 */
3634 #define CAN_F10R1_FB30_Pos (30U)
3635 #define CAN_F10R1_FB30_Msk (0x1U << CAN_F10R1_FB30_Pos) /*!< 0x40000000 */
3636 #define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk /*!<Filter bit 30 */
3637 #define CAN_F10R1_FB31_Pos (31U)
3638 #define CAN_F10R1_FB31_Msk (0x1U << CAN_F10R1_FB31_Pos) /*!< 0x80000000 */
3639 #define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk /*!<Filter bit 31 */
3640
3641 /******************* Bit definition for CAN_F11R1 register ******************/
3642 #define CAN_F11R1_FB0_Pos (0U)
3643 #define CAN_F11R1_FB0_Msk (0x1U << CAN_F11R1_FB0_Pos) /*!< 0x00000001 */
3644 #define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk /*!<Filter bit 0 */
3645 #define CAN_F11R1_FB1_Pos (1U)
3646 #define CAN_F11R1_FB1_Msk (0x1U << CAN_F11R1_FB1_Pos) /*!< 0x00000002 */
3647 #define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk /*!<Filter bit 1 */
3648 #define CAN_F11R1_FB2_Pos (2U)
3649 #define CAN_F11R1_FB2_Msk (0x1U << CAN_F11R1_FB2_Pos) /*!< 0x00000004 */
3650 #define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk /*!<Filter bit 2 */
3651 #define CAN_F11R1_FB3_Pos (3U)
3652 #define CAN_F11R1_FB3_Msk (0x1U << CAN_F11R1_FB3_Pos) /*!< 0x00000008 */
3653 #define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk /*!<Filter bit 3 */
3654 #define CAN_F11R1_FB4_Pos (4U)
3655 #define CAN_F11R1_FB4_Msk (0x1U << CAN_F11R1_FB4_Pos) /*!< 0x00000010 */
3656 #define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk /*!<Filter bit 4 */
3657 #define CAN_F11R1_FB5_Pos (5U)
3658 #define CAN_F11R1_FB5_Msk (0x1U << CAN_F11R1_FB5_Pos) /*!< 0x00000020 */
3659 #define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk /*!<Filter bit 5 */
3660 #define CAN_F11R1_FB6_Pos (6U)
3661 #define CAN_F11R1_FB6_Msk (0x1U << CAN_F11R1_FB6_Pos) /*!< 0x00000040 */
3662 #define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk /*!<Filter bit 6 */
3663 #define CAN_F11R1_FB7_Pos (7U)
3664 #define CAN_F11R1_FB7_Msk (0x1U << CAN_F11R1_FB7_Pos) /*!< 0x00000080 */
3665 #define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk /*!<Filter bit 7 */
3666 #define CAN_F11R1_FB8_Pos (8U)
3667 #define CAN_F11R1_FB8_Msk (0x1U << CAN_F11R1_FB8_Pos) /*!< 0x00000100 */
3668 #define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk /*!<Filter bit 8 */
3669 #define CAN_F11R1_FB9_Pos (9U)
3670 #define CAN_F11R1_FB9_Msk (0x1U << CAN_F11R1_FB9_Pos) /*!< 0x00000200 */
3671 #define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk /*!<Filter bit 9 */
3672 #define CAN_F11R1_FB10_Pos (10U)
3673 #define CAN_F11R1_FB10_Msk (0x1U << CAN_F11R1_FB10_Pos) /*!< 0x00000400 */
3674 #define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk /*!<Filter bit 10 */
3675 #define CAN_F11R1_FB11_Pos (11U)
3676 #define CAN_F11R1_FB11_Msk (0x1U << CAN_F11R1_FB11_Pos) /*!< 0x00000800 */
3677 #define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk /*!<Filter bit 11 */
3678 #define CAN_F11R1_FB12_Pos (12U)
3679 #define CAN_F11R1_FB12_Msk (0x1U << CAN_F11R1_FB12_Pos) /*!< 0x00001000 */
3680 #define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk /*!<Filter bit 12 */
3681 #define CAN_F11R1_FB13_Pos (13U)
3682 #define CAN_F11R1_FB13_Msk (0x1U << CAN_F11R1_FB13_Pos) /*!< 0x00002000 */
3683 #define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk /*!<Filter bit 13 */
3684 #define CAN_F11R1_FB14_Pos (14U)
3685 #define CAN_F11R1_FB14_Msk (0x1U << CAN_F11R1_FB14_Pos) /*!< 0x00004000 */
3686 #define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk /*!<Filter bit 14 */
3687 #define CAN_F11R1_FB15_Pos (15U)
3688 #define CAN_F11R1_FB15_Msk (0x1U << CAN_F11R1_FB15_Pos) /*!< 0x00008000 */
3689 #define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk /*!<Filter bit 15 */
3690 #define CAN_F11R1_FB16_Pos (16U)
3691 #define CAN_F11R1_FB16_Msk (0x1U << CAN_F11R1_FB16_Pos) /*!< 0x00010000 */
3692 #define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk /*!<Filter bit 16 */
3693 #define CAN_F11R1_FB17_Pos (17U)
3694 #define CAN_F11R1_FB17_Msk (0x1U << CAN_F11R1_FB17_Pos) /*!< 0x00020000 */
3695 #define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk /*!<Filter bit 17 */
3696 #define CAN_F11R1_FB18_Pos (18U)
3697 #define CAN_F11R1_FB18_Msk (0x1U << CAN_F11R1_FB18_Pos) /*!< 0x00040000 */
3698 #define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk /*!<Filter bit 18 */
3699 #define CAN_F11R1_FB19_Pos (19U)
3700 #define CAN_F11R1_FB19_Msk (0x1U << CAN_F11R1_FB19_Pos) /*!< 0x00080000 */
3701 #define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk /*!<Filter bit 19 */
3702 #define CAN_F11R1_FB20_Pos (20U)
3703 #define CAN_F11R1_FB20_Msk (0x1U << CAN_F11R1_FB20_Pos) /*!< 0x00100000 */
3704 #define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk /*!<Filter bit 20 */
3705 #define CAN_F11R1_FB21_Pos (21U)
3706 #define CAN_F11R1_FB21_Msk (0x1U << CAN_F11R1_FB21_Pos) /*!< 0x00200000 */
3707 #define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk /*!<Filter bit 21 */
3708 #define CAN_F11R1_FB22_Pos (22U)
3709 #define CAN_F11R1_FB22_Msk (0x1U << CAN_F11R1_FB22_Pos) /*!< 0x00400000 */
3710 #define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk /*!<Filter bit 22 */
3711 #define CAN_F11R1_FB23_Pos (23U)
3712 #define CAN_F11R1_FB23_Msk (0x1U << CAN_F11R1_FB23_Pos) /*!< 0x00800000 */
3713 #define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk /*!<Filter bit 23 */
3714 #define CAN_F11R1_FB24_Pos (24U)
3715 #define CAN_F11R1_FB24_Msk (0x1U << CAN_F11R1_FB24_Pos) /*!< 0x01000000 */
3716 #define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk /*!<Filter bit 24 */
3717 #define CAN_F11R1_FB25_Pos (25U)
3718 #define CAN_F11R1_FB25_Msk (0x1U << CAN_F11R1_FB25_Pos) /*!< 0x02000000 */
3719 #define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk /*!<Filter bit 25 */
3720 #define CAN_F11R1_FB26_Pos (26U)
3721 #define CAN_F11R1_FB26_Msk (0x1U << CAN_F11R1_FB26_Pos) /*!< 0x04000000 */
3722 #define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk /*!<Filter bit 26 */
3723 #define CAN_F11R1_FB27_Pos (27U)
3724 #define CAN_F11R1_FB27_Msk (0x1U << CAN_F11R1_FB27_Pos) /*!< 0x08000000 */
3725 #define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk /*!<Filter bit 27 */
3726 #define CAN_F11R1_FB28_Pos (28U)
3727 #define CAN_F11R1_FB28_Msk (0x1U << CAN_F11R1_FB28_Pos) /*!< 0x10000000 */
3728 #define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk /*!<Filter bit 28 */
3729 #define CAN_F11R1_FB29_Pos (29U)
3730 #define CAN_F11R1_FB29_Msk (0x1U << CAN_F11R1_FB29_Pos) /*!< 0x20000000 */
3731 #define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk /*!<Filter bit 29 */
3732 #define CAN_F11R1_FB30_Pos (30U)
3733 #define CAN_F11R1_FB30_Msk (0x1U << CAN_F11R1_FB30_Pos) /*!< 0x40000000 */
3734 #define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk /*!<Filter bit 30 */
3735 #define CAN_F11R1_FB31_Pos (31U)
3736 #define CAN_F11R1_FB31_Msk (0x1U << CAN_F11R1_FB31_Pos) /*!< 0x80000000 */
3737 #define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk /*!<Filter bit 31 */
3738
3739 /******************* Bit definition for CAN_F12R1 register ******************/
3740 #define CAN_F12R1_FB0_Pos (0U)
3741 #define CAN_F12R1_FB0_Msk (0x1U << CAN_F12R1_FB0_Pos) /*!< 0x00000001 */
3742 #define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk /*!<Filter bit 0 */
3743 #define CAN_F12R1_FB1_Pos (1U)
3744 #define CAN_F12R1_FB1_Msk (0x1U << CAN_F12R1_FB1_Pos) /*!< 0x00000002 */
3745 #define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk /*!<Filter bit 1 */
3746 #define CAN_F12R1_FB2_Pos (2U)
3747 #define CAN_F12R1_FB2_Msk (0x1U << CAN_F12R1_FB2_Pos) /*!< 0x00000004 */
3748 #define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk /*!<Filter bit 2 */
3749 #define CAN_F12R1_FB3_Pos (3U)
3750 #define CAN_F12R1_FB3_Msk (0x1U << CAN_F12R1_FB3_Pos) /*!< 0x00000008 */
3751 #define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk /*!<Filter bit 3 */
3752 #define CAN_F12R1_FB4_Pos (4U)
3753 #define CAN_F12R1_FB4_Msk (0x1U << CAN_F12R1_FB4_Pos) /*!< 0x00000010 */
3754 #define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk /*!<Filter bit 4 */
3755 #define CAN_F12R1_FB5_Pos (5U)
3756 #define CAN_F12R1_FB5_Msk (0x1U << CAN_F12R1_FB5_Pos) /*!< 0x00000020 */
3757 #define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk /*!<Filter bit 5 */
3758 #define CAN_F12R1_FB6_Pos (6U)
3759 #define CAN_F12R1_FB6_Msk (0x1U << CAN_F12R1_FB6_Pos) /*!< 0x00000040 */
3760 #define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk /*!<Filter bit 6 */
3761 #define CAN_F12R1_FB7_Pos (7U)
3762 #define CAN_F12R1_FB7_Msk (0x1U << CAN_F12R1_FB7_Pos) /*!< 0x00000080 */
3763 #define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk /*!<Filter bit 7 */
3764 #define CAN_F12R1_FB8_Pos (8U)
3765 #define CAN_F12R1_FB8_Msk (0x1U << CAN_F12R1_FB8_Pos) /*!< 0x00000100 */
3766 #define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk /*!<Filter bit 8 */
3767 #define CAN_F12R1_FB9_Pos (9U)
3768 #define CAN_F12R1_FB9_Msk (0x1U << CAN_F12R1_FB9_Pos) /*!< 0x00000200 */
3769 #define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk /*!<Filter bit 9 */
3770 #define CAN_F12R1_FB10_Pos (10U)
3771 #define CAN_F12R1_FB10_Msk (0x1U << CAN_F12R1_FB10_Pos) /*!< 0x00000400 */
3772 #define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk /*!<Filter bit 10 */
3773 #define CAN_F12R1_FB11_Pos (11U)
3774 #define CAN_F12R1_FB11_Msk (0x1U << CAN_F12R1_FB11_Pos) /*!< 0x00000800 */
3775 #define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk /*!<Filter bit 11 */
3776 #define CAN_F12R1_FB12_Pos (12U)
3777 #define CAN_F12R1_FB12_Msk (0x1U << CAN_F12R1_FB12_Pos) /*!< 0x00001000 */
3778 #define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk /*!<Filter bit 12 */
3779 #define CAN_F12R1_FB13_Pos (13U)
3780 #define CAN_F12R1_FB13_Msk (0x1U << CAN_F12R1_FB13_Pos) /*!< 0x00002000 */
3781 #define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk /*!<Filter bit 13 */
3782 #define CAN_F12R1_FB14_Pos (14U)
3783 #define CAN_F12R1_FB14_Msk (0x1U << CAN_F12R1_FB14_Pos) /*!< 0x00004000 */
3784 #define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk /*!<Filter bit 14 */
3785 #define CAN_F12R1_FB15_Pos (15U)
3786 #define CAN_F12R1_FB15_Msk (0x1U << CAN_F12R1_FB15_Pos) /*!< 0x00008000 */
3787 #define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk /*!<Filter bit 15 */
3788 #define CAN_F12R1_FB16_Pos (16U)
3789 #define CAN_F12R1_FB16_Msk (0x1U << CAN_F12R1_FB16_Pos) /*!< 0x00010000 */
3790 #define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk /*!<Filter bit 16 */
3791 #define CAN_F12R1_FB17_Pos (17U)
3792 #define CAN_F12R1_FB17_Msk (0x1U << CAN_F12R1_FB17_Pos) /*!< 0x00020000 */
3793 #define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk /*!<Filter bit 17 */
3794 #define CAN_F12R1_FB18_Pos (18U)
3795 #define CAN_F12R1_FB18_Msk (0x1U << CAN_F12R1_FB18_Pos) /*!< 0x00040000 */
3796 #define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk /*!<Filter bit 18 */
3797 #define CAN_F12R1_FB19_Pos (19U)
3798 #define CAN_F12R1_FB19_Msk (0x1U << CAN_F12R1_FB19_Pos) /*!< 0x00080000 */
3799 #define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk /*!<Filter bit 19 */
3800 #define CAN_F12R1_FB20_Pos (20U)
3801 #define CAN_F12R1_FB20_Msk (0x1U << CAN_F12R1_FB20_Pos) /*!< 0x00100000 */
3802 #define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk /*!<Filter bit 20 */
3803 #define CAN_F12R1_FB21_Pos (21U)
3804 #define CAN_F12R1_FB21_Msk (0x1U << CAN_F12R1_FB21_Pos) /*!< 0x00200000 */
3805 #define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk /*!<Filter bit 21 */
3806 #define CAN_F12R1_FB22_Pos (22U)
3807 #define CAN_F12R1_FB22_Msk (0x1U << CAN_F12R1_FB22_Pos) /*!< 0x00400000 */
3808 #define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk /*!<Filter bit 22 */
3809 #define CAN_F12R1_FB23_Pos (23U)
3810 #define CAN_F12R1_FB23_Msk (0x1U << CAN_F12R1_FB23_Pos) /*!< 0x00800000 */
3811 #define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk /*!<Filter bit 23 */
3812 #define CAN_F12R1_FB24_Pos (24U)
3813 #define CAN_F12R1_FB24_Msk (0x1U << CAN_F12R1_FB24_Pos) /*!< 0x01000000 */
3814 #define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk /*!<Filter bit 24 */
3815 #define CAN_F12R1_FB25_Pos (25U)
3816 #define CAN_F12R1_FB25_Msk (0x1U << CAN_F12R1_FB25_Pos) /*!< 0x02000000 */
3817 #define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk /*!<Filter bit 25 */
3818 #define CAN_F12R1_FB26_Pos (26U)
3819 #define CAN_F12R1_FB26_Msk (0x1U << CAN_F12R1_FB26_Pos) /*!< 0x04000000 */
3820 #define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk /*!<Filter bit 26 */
3821 #define CAN_F12R1_FB27_Pos (27U)
3822 #define CAN_F12R1_FB27_Msk (0x1U << CAN_F12R1_FB27_Pos) /*!< 0x08000000 */
3823 #define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk /*!<Filter bit 27 */
3824 #define CAN_F12R1_FB28_Pos (28U)
3825 #define CAN_F12R1_FB28_Msk (0x1U << CAN_F12R1_FB28_Pos) /*!< 0x10000000 */
3826 #define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk /*!<Filter bit 28 */
3827 #define CAN_F12R1_FB29_Pos (29U)
3828 #define CAN_F12R1_FB29_Msk (0x1U << CAN_F12R1_FB29_Pos) /*!< 0x20000000 */
3829 #define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk /*!<Filter bit 29 */
3830 #define CAN_F12R1_FB30_Pos (30U)
3831 #define CAN_F12R1_FB30_Msk (0x1U << CAN_F12R1_FB30_Pos) /*!< 0x40000000 */
3832 #define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk /*!<Filter bit 30 */
3833 #define CAN_F12R1_FB31_Pos (31U)
3834 #define CAN_F12R1_FB31_Msk (0x1U << CAN_F12R1_FB31_Pos) /*!< 0x80000000 */
3835 #define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk /*!<Filter bit 31 */
3836
3837 /******************* Bit definition for CAN_F13R1 register ******************/
3838 #define CAN_F13R1_FB0_Pos (0U)
3839 #define CAN_F13R1_FB0_Msk (0x1U << CAN_F13R1_FB0_Pos) /*!< 0x00000001 */
3840 #define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk /*!<Filter bit 0 */
3841 #define CAN_F13R1_FB1_Pos (1U)
3842 #define CAN_F13R1_FB1_Msk (0x1U << CAN_F13R1_FB1_Pos) /*!< 0x00000002 */
3843 #define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk /*!<Filter bit 1 */
3844 #define CAN_F13R1_FB2_Pos (2U)
3845 #define CAN_F13R1_FB2_Msk (0x1U << CAN_F13R1_FB2_Pos) /*!< 0x00000004 */
3846 #define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk /*!<Filter bit 2 */
3847 #define CAN_F13R1_FB3_Pos (3U)
3848 #define CAN_F13R1_FB3_Msk (0x1U << CAN_F13R1_FB3_Pos) /*!< 0x00000008 */
3849 #define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk /*!<Filter bit 3 */
3850 #define CAN_F13R1_FB4_Pos (4U)
3851 #define CAN_F13R1_FB4_Msk (0x1U << CAN_F13R1_FB4_Pos) /*!< 0x00000010 */
3852 #define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk /*!<Filter bit 4 */
3853 #define CAN_F13R1_FB5_Pos (5U)
3854 #define CAN_F13R1_FB5_Msk (0x1U << CAN_F13R1_FB5_Pos) /*!< 0x00000020 */
3855 #define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk /*!<Filter bit 5 */
3856 #define CAN_F13R1_FB6_Pos (6U)
3857 #define CAN_F13R1_FB6_Msk (0x1U << CAN_F13R1_FB6_Pos) /*!< 0x00000040 */
3858 #define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk /*!<Filter bit 6 */
3859 #define CAN_F13R1_FB7_Pos (7U)
3860 #define CAN_F13R1_FB7_Msk (0x1U << CAN_F13R1_FB7_Pos) /*!< 0x00000080 */
3861 #define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk /*!<Filter bit 7 */
3862 #define CAN_F13R1_FB8_Pos (8U)
3863 #define CAN_F13R1_FB8_Msk (0x1U << CAN_F13R1_FB8_Pos) /*!< 0x00000100 */
3864 #define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk /*!<Filter bit 8 */
3865 #define CAN_F13R1_FB9_Pos (9U)
3866 #define CAN_F13R1_FB9_Msk (0x1U << CAN_F13R1_FB9_Pos) /*!< 0x00000200 */
3867 #define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk /*!<Filter bit 9 */
3868 #define CAN_F13R1_FB10_Pos (10U)
3869 #define CAN_F13R1_FB10_Msk (0x1U << CAN_F13R1_FB10_Pos) /*!< 0x00000400 */
3870 #define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk /*!<Filter bit 10 */
3871 #define CAN_F13R1_FB11_Pos (11U)
3872 #define CAN_F13R1_FB11_Msk (0x1U << CAN_F13R1_FB11_Pos) /*!< 0x00000800 */
3873 #define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk /*!<Filter bit 11 */
3874 #define CAN_F13R1_FB12_Pos (12U)
3875 #define CAN_F13R1_FB12_Msk (0x1U << CAN_F13R1_FB12_Pos) /*!< 0x00001000 */
3876 #define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk /*!<Filter bit 12 */
3877 #define CAN_F13R1_FB13_Pos (13U)
3878 #define CAN_F13R1_FB13_Msk (0x1U << CAN_F13R1_FB13_Pos) /*!< 0x00002000 */
3879 #define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk /*!<Filter bit 13 */
3880 #define CAN_F13R1_FB14_Pos (14U)
3881 #define CAN_F13R1_FB14_Msk (0x1U << CAN_F13R1_FB14_Pos) /*!< 0x00004000 */
3882 #define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk /*!<Filter bit 14 */
3883 #define CAN_F13R1_FB15_Pos (15U)
3884 #define CAN_F13R1_FB15_Msk (0x1U << CAN_F13R1_FB15_Pos) /*!< 0x00008000 */
3885 #define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk /*!<Filter bit 15 */
3886 #define CAN_F13R1_FB16_Pos (16U)
3887 #define CAN_F13R1_FB16_Msk (0x1U << CAN_F13R1_FB16_Pos) /*!< 0x00010000 */
3888 #define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk /*!<Filter bit 16 */
3889 #define CAN_F13R1_FB17_Pos (17U)
3890 #define CAN_F13R1_FB17_Msk (0x1U << CAN_F13R1_FB17_Pos) /*!< 0x00020000 */
3891 #define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk /*!<Filter bit 17 */
3892 #define CAN_F13R1_FB18_Pos (18U)
3893 #define CAN_F13R1_FB18_Msk (0x1U << CAN_F13R1_FB18_Pos) /*!< 0x00040000 */
3894 #define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk /*!<Filter bit 18 */
3895 #define CAN_F13R1_FB19_Pos (19U)
3896 #define CAN_F13R1_FB19_Msk (0x1U << CAN_F13R1_FB19_Pos) /*!< 0x00080000 */
3897 #define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk /*!<Filter bit 19 */
3898 #define CAN_F13R1_FB20_Pos (20U)
3899 #define CAN_F13R1_FB20_Msk (0x1U << CAN_F13R1_FB20_Pos) /*!< 0x00100000 */
3900 #define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk /*!<Filter bit 20 */
3901 #define CAN_F13R1_FB21_Pos (21U)
3902 #define CAN_F13R1_FB21_Msk (0x1U << CAN_F13R1_FB21_Pos) /*!< 0x00200000 */
3903 #define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk /*!<Filter bit 21 */
3904 #define CAN_F13R1_FB22_Pos (22U)
3905 #define CAN_F13R1_FB22_Msk (0x1U << CAN_F13R1_FB22_Pos) /*!< 0x00400000 */
3906 #define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk /*!<Filter bit 22 */
3907 #define CAN_F13R1_FB23_Pos (23U)
3908 #define CAN_F13R1_FB23_Msk (0x1U << CAN_F13R1_FB23_Pos) /*!< 0x00800000 */
3909 #define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk /*!<Filter bit 23 */
3910 #define CAN_F13R1_FB24_Pos (24U)
3911 #define CAN_F13R1_FB24_Msk (0x1U << CAN_F13R1_FB24_Pos) /*!< 0x01000000 */
3912 #define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk /*!<Filter bit 24 */
3913 #define CAN_F13R1_FB25_Pos (25U)
3914 #define CAN_F13R1_FB25_Msk (0x1U << CAN_F13R1_FB25_Pos) /*!< 0x02000000 */
3915 #define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk /*!<Filter bit 25 */
3916 #define CAN_F13R1_FB26_Pos (26U)
3917 #define CAN_F13R1_FB26_Msk (0x1U << CAN_F13R1_FB26_Pos) /*!< 0x04000000 */
3918 #define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk /*!<Filter bit 26 */
3919 #define CAN_F13R1_FB27_Pos (27U)
3920 #define CAN_F13R1_FB27_Msk (0x1U << CAN_F13R1_FB27_Pos) /*!< 0x08000000 */
3921 #define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk /*!<Filter bit 27 */
3922 #define CAN_F13R1_FB28_Pos (28U)
3923 #define CAN_F13R1_FB28_Msk (0x1U << CAN_F13R1_FB28_Pos) /*!< 0x10000000 */
3924 #define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk /*!<Filter bit 28 */
3925 #define CAN_F13R1_FB29_Pos (29U)
3926 #define CAN_F13R1_FB29_Msk (0x1U << CAN_F13R1_FB29_Pos) /*!< 0x20000000 */
3927 #define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk /*!<Filter bit 29 */
3928 #define CAN_F13R1_FB30_Pos (30U)
3929 #define CAN_F13R1_FB30_Msk (0x1U << CAN_F13R1_FB30_Pos) /*!< 0x40000000 */
3930 #define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk /*!<Filter bit 30 */
3931 #define CAN_F13R1_FB31_Pos (31U)
3932 #define CAN_F13R1_FB31_Msk (0x1U << CAN_F13R1_FB31_Pos) /*!< 0x80000000 */
3933 #define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk /*!<Filter bit 31 */
3934
3935 /******************* Bit definition for CAN_F0R2 register *******************/
3936 #define CAN_F0R2_FB0_Pos (0U)
3937 #define CAN_F0R2_FB0_Msk (0x1U << CAN_F0R2_FB0_Pos) /*!< 0x00000001 */
3938 #define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk /*!<Filter bit 0 */
3939 #define CAN_F0R2_FB1_Pos (1U)
3940 #define CAN_F0R2_FB1_Msk (0x1U << CAN_F0R2_FB1_Pos) /*!< 0x00000002 */
3941 #define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk /*!<Filter bit 1 */
3942 #define CAN_F0R2_FB2_Pos (2U)
3943 #define CAN_F0R2_FB2_Msk (0x1U << CAN_F0R2_FB2_Pos) /*!< 0x00000004 */
3944 #define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk /*!<Filter bit 2 */
3945 #define CAN_F0R2_FB3_Pos (3U)
3946 #define CAN_F0R2_FB3_Msk (0x1U << CAN_F0R2_FB3_Pos) /*!< 0x00000008 */
3947 #define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk /*!<Filter bit 3 */
3948 #define CAN_F0R2_FB4_Pos (4U)
3949 #define CAN_F0R2_FB4_Msk (0x1U << CAN_F0R2_FB4_Pos) /*!< 0x00000010 */
3950 #define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk /*!<Filter bit 4 */
3951 #define CAN_F0R2_FB5_Pos (5U)
3952 #define CAN_F0R2_FB5_Msk (0x1U << CAN_F0R2_FB5_Pos) /*!< 0x00000020 */
3953 #define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk /*!<Filter bit 5 */
3954 #define CAN_F0R2_FB6_Pos (6U)
3955 #define CAN_F0R2_FB6_Msk (0x1U << CAN_F0R2_FB6_Pos) /*!< 0x00000040 */
3956 #define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk /*!<Filter bit 6 */
3957 #define CAN_F0R2_FB7_Pos (7U)
3958 #define CAN_F0R2_FB7_Msk (0x1U << CAN_F0R2_FB7_Pos) /*!< 0x00000080 */
3959 #define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk /*!<Filter bit 7 */
3960 #define CAN_F0R2_FB8_Pos (8U)
3961 #define CAN_F0R2_FB8_Msk (0x1U << CAN_F0R2_FB8_Pos) /*!< 0x00000100 */
3962 #define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk /*!<Filter bit 8 */
3963 #define CAN_F0R2_FB9_Pos (9U)
3964 #define CAN_F0R2_FB9_Msk (0x1U << CAN_F0R2_FB9_Pos) /*!< 0x00000200 */
3965 #define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk /*!<Filter bit 9 */
3966 #define CAN_F0R2_FB10_Pos (10U)
3967 #define CAN_F0R2_FB10_Msk (0x1U << CAN_F0R2_FB10_Pos) /*!< 0x00000400 */
3968 #define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk /*!<Filter bit 10 */
3969 #define CAN_F0R2_FB11_Pos (11U)
3970 #define CAN_F0R2_FB11_Msk (0x1U << CAN_F0R2_FB11_Pos) /*!< 0x00000800 */
3971 #define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk /*!<Filter bit 11 */
3972 #define CAN_F0R2_FB12_Pos (12U)
3973 #define CAN_F0R2_FB12_Msk (0x1U << CAN_F0R2_FB12_Pos) /*!< 0x00001000 */
3974 #define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk /*!<Filter bit 12 */
3975 #define CAN_F0R2_FB13_Pos (13U)
3976 #define CAN_F0R2_FB13_Msk (0x1U << CAN_F0R2_FB13_Pos) /*!< 0x00002000 */
3977 #define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk /*!<Filter bit 13 */
3978 #define CAN_F0R2_FB14_Pos (14U)
3979 #define CAN_F0R2_FB14_Msk (0x1U << CAN_F0R2_FB14_Pos) /*!< 0x00004000 */
3980 #define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk /*!<Filter bit 14 */
3981 #define CAN_F0R2_FB15_Pos (15U)
3982 #define CAN_F0R2_FB15_Msk (0x1U << CAN_F0R2_FB15_Pos) /*!< 0x00008000 */
3983 #define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk /*!<Filter bit 15 */
3984 #define CAN_F0R2_FB16_Pos (16U)
3985 #define CAN_F0R2_FB16_Msk (0x1U << CAN_F0R2_FB16_Pos) /*!< 0x00010000 */
3986 #define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk /*!<Filter bit 16 */
3987 #define CAN_F0R2_FB17_Pos (17U)
3988 #define CAN_F0R2_FB17_Msk (0x1U << CAN_F0R2_FB17_Pos) /*!< 0x00020000 */
3989 #define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk /*!<Filter bit 17 */
3990 #define CAN_F0R2_FB18_Pos (18U)
3991 #define CAN_F0R2_FB18_Msk (0x1U << CAN_F0R2_FB18_Pos) /*!< 0x00040000 */
3992 #define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk /*!<Filter bit 18 */
3993 #define CAN_F0R2_FB19_Pos (19U)
3994 #define CAN_F0R2_FB19_Msk (0x1U << CAN_F0R2_FB19_Pos) /*!< 0x00080000 */
3995 #define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk /*!<Filter bit 19 */
3996 #define CAN_F0R2_FB20_Pos (20U)
3997 #define CAN_F0R2_FB20_Msk (0x1U << CAN_F0R2_FB20_Pos) /*!< 0x00100000 */
3998 #define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk /*!<Filter bit 20 */
3999 #define CAN_F0R2_FB21_Pos (21U)
4000 #define CAN_F0R2_FB21_Msk (0x1U << CAN_F0R2_FB21_Pos) /*!< 0x00200000 */
4001 #define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk /*!<Filter bit 21 */
4002 #define CAN_F0R2_FB22_Pos (22U)
4003 #define CAN_F0R2_FB22_Msk (0x1U << CAN_F0R2_FB22_Pos) /*!< 0x00400000 */
4004 #define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk /*!<Filter bit 22 */
4005 #define CAN_F0R2_FB23_Pos (23U)
4006 #define CAN_F0R2_FB23_Msk (0x1U << CAN_F0R2_FB23_Pos) /*!< 0x00800000 */
4007 #define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk /*!<Filter bit 23 */
4008 #define CAN_F0R2_FB24_Pos (24U)
4009 #define CAN_F0R2_FB24_Msk (0x1U << CAN_F0R2_FB24_Pos) /*!< 0x01000000 */
4010 #define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk /*!<Filter bit 24 */
4011 #define CAN_F0R2_FB25_Pos (25U)
4012 #define CAN_F0R2_FB25_Msk (0x1U << CAN_F0R2_FB25_Pos) /*!< 0x02000000 */
4013 #define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk /*!<Filter bit 25 */
4014 #define CAN_F0R2_FB26_Pos (26U)
4015 #define CAN_F0R2_FB26_Msk (0x1U << CAN_F0R2_FB26_Pos) /*!< 0x04000000 */
4016 #define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk /*!<Filter bit 26 */
4017 #define CAN_F0R2_FB27_Pos (27U)
4018 #define CAN_F0R2_FB27_Msk (0x1U << CAN_F0R2_FB27_Pos) /*!< 0x08000000 */
4019 #define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk /*!<Filter bit 27 */
4020 #define CAN_F0R2_FB28_Pos (28U)
4021 #define CAN_F0R2_FB28_Msk (0x1U << CAN_F0R2_FB28_Pos) /*!< 0x10000000 */
4022 #define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk /*!<Filter bit 28 */
4023 #define CAN_F0R2_FB29_Pos (29U)
4024 #define CAN_F0R2_FB29_Msk (0x1U << CAN_F0R2_FB29_Pos) /*!< 0x20000000 */
4025 #define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk /*!<Filter bit 29 */
4026 #define CAN_F0R2_FB30_Pos (30U)
4027 #define CAN_F0R2_FB30_Msk (0x1U << CAN_F0R2_FB30_Pos) /*!< 0x40000000 */
4028 #define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk /*!<Filter bit 30 */
4029 #define CAN_F0R2_FB31_Pos (31U)
4030 #define CAN_F0R2_FB31_Msk (0x1U << CAN_F0R2_FB31_Pos) /*!< 0x80000000 */
4031 #define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk /*!<Filter bit 31 */
4032
4033 /******************* Bit definition for CAN_F1R2 register *******************/
4034 #define CAN_F1R2_FB0_Pos (0U)
4035 #define CAN_F1R2_FB0_Msk (0x1U << CAN_F1R2_FB0_Pos) /*!< 0x00000001 */
4036 #define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk /*!<Filter bit 0 */
4037 #define CAN_F1R2_FB1_Pos (1U)
4038 #define CAN_F1R2_FB1_Msk (0x1U << CAN_F1R2_FB1_Pos) /*!< 0x00000002 */
4039 #define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk /*!<Filter bit 1 */
4040 #define CAN_F1R2_FB2_Pos (2U)
4041 #define CAN_F1R2_FB2_Msk (0x1U << CAN_F1R2_FB2_Pos) /*!< 0x00000004 */
4042 #define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk /*!<Filter bit 2 */
4043 #define CAN_F1R2_FB3_Pos (3U)
4044 #define CAN_F1R2_FB3_Msk (0x1U << CAN_F1R2_FB3_Pos) /*!< 0x00000008 */
4045 #define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk /*!<Filter bit 3 */
4046 #define CAN_F1R2_FB4_Pos (4U)
4047 #define CAN_F1R2_FB4_Msk (0x1U << CAN_F1R2_FB4_Pos) /*!< 0x00000010 */
4048 #define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk /*!<Filter bit 4 */
4049 #define CAN_F1R2_FB5_Pos (5U)
4050 #define CAN_F1R2_FB5_Msk (0x1U << CAN_F1R2_FB5_Pos) /*!< 0x00000020 */
4051 #define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk /*!<Filter bit 5 */
4052 #define CAN_F1R2_FB6_Pos (6U)
4053 #define CAN_F1R2_FB6_Msk (0x1U << CAN_F1R2_FB6_Pos) /*!< 0x00000040 */
4054 #define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk /*!<Filter bit 6 */
4055 #define CAN_F1R2_FB7_Pos (7U)
4056 #define CAN_F1R2_FB7_Msk (0x1U << CAN_F1R2_FB7_Pos) /*!< 0x00000080 */
4057 #define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk /*!<Filter bit 7 */
4058 #define CAN_F1R2_FB8_Pos (8U)
4059 #define CAN_F1R2_FB8_Msk (0x1U << CAN_F1R2_FB8_Pos) /*!< 0x00000100 */
4060 #define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk /*!<Filter bit 8 */
4061 #define CAN_F1R2_FB9_Pos (9U)
4062 #define CAN_F1R2_FB9_Msk (0x1U << CAN_F1R2_FB9_Pos) /*!< 0x00000200 */
4063 #define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk /*!<Filter bit 9 */
4064 #define CAN_F1R2_FB10_Pos (10U)
4065 #define CAN_F1R2_FB10_Msk (0x1U << CAN_F1R2_FB10_Pos) /*!< 0x00000400 */
4066 #define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk /*!<Filter bit 10 */
4067 #define CAN_F1R2_FB11_Pos (11U)
4068 #define CAN_F1R2_FB11_Msk (0x1U << CAN_F1R2_FB11_Pos) /*!< 0x00000800 */
4069 #define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk /*!<Filter bit 11 */
4070 #define CAN_F1R2_FB12_Pos (12U)
4071 #define CAN_F1R2_FB12_Msk (0x1U << CAN_F1R2_FB12_Pos) /*!< 0x00001000 */
4072 #define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk /*!<Filter bit 12 */
4073 #define CAN_F1R2_FB13_Pos (13U)
4074 #define CAN_F1R2_FB13_Msk (0x1U << CAN_F1R2_FB13_Pos) /*!< 0x00002000 */
4075 #define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk /*!<Filter bit 13 */
4076 #define CAN_F1R2_FB14_Pos (14U)
4077 #define CAN_F1R2_FB14_Msk (0x1U << CAN_F1R2_FB14_Pos) /*!< 0x00004000 */
4078 #define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk /*!<Filter bit 14 */
4079 #define CAN_F1R2_FB15_Pos (15U)
4080 #define CAN_F1R2_FB15_Msk (0x1U << CAN_F1R2_FB15_Pos) /*!< 0x00008000 */
4081 #define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk /*!<Filter bit 15 */
4082 #define CAN_F1R2_FB16_Pos (16U)
4083 #define CAN_F1R2_FB16_Msk (0x1U << CAN_F1R2_FB16_Pos) /*!< 0x00010000 */
4084 #define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk /*!<Filter bit 16 */
4085 #define CAN_F1R2_FB17_Pos (17U)
4086 #define CAN_F1R2_FB17_Msk (0x1U << CAN_F1R2_FB17_Pos) /*!< 0x00020000 */
4087 #define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk /*!<Filter bit 17 */
4088 #define CAN_F1R2_FB18_Pos (18U)
4089 #define CAN_F1R2_FB18_Msk (0x1U << CAN_F1R2_FB18_Pos) /*!< 0x00040000 */
4090 #define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk /*!<Filter bit 18 */
4091 #define CAN_F1R2_FB19_Pos (19U)
4092 #define CAN_F1R2_FB19_Msk (0x1U << CAN_F1R2_FB19_Pos) /*!< 0x00080000 */
4093 #define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk /*!<Filter bit 19 */
4094 #define CAN_F1R2_FB20_Pos (20U)
4095 #define CAN_F1R2_FB20_Msk (0x1U << CAN_F1R2_FB20_Pos) /*!< 0x00100000 */
4096 #define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk /*!<Filter bit 20 */
4097 #define CAN_F1R2_FB21_Pos (21U)
4098 #define CAN_F1R2_FB21_Msk (0x1U << CAN_F1R2_FB21_Pos) /*!< 0x00200000 */
4099 #define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk /*!<Filter bit 21 */
4100 #define CAN_F1R2_FB22_Pos (22U)
4101 #define CAN_F1R2_FB22_Msk (0x1U << CAN_F1R2_FB22_Pos) /*!< 0x00400000 */
4102 #define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk /*!<Filter bit 22 */
4103 #define CAN_F1R2_FB23_Pos (23U)
4104 #define CAN_F1R2_FB23_Msk (0x1U << CAN_F1R2_FB23_Pos) /*!< 0x00800000 */
4105 #define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk /*!<Filter bit 23 */
4106 #define CAN_F1R2_FB24_Pos (24U)
4107 #define CAN_F1R2_FB24_Msk (0x1U << CAN_F1R2_FB24_Pos) /*!< 0x01000000 */
4108 #define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk /*!<Filter bit 24 */
4109 #define CAN_F1R2_FB25_Pos (25U)
4110 #define CAN_F1R2_FB25_Msk (0x1U << CAN_F1R2_FB25_Pos) /*!< 0x02000000 */
4111 #define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk /*!<Filter bit 25 */
4112 #define CAN_F1R2_FB26_Pos (26U)
4113 #define CAN_F1R2_FB26_Msk (0x1U << CAN_F1R2_FB26_Pos) /*!< 0x04000000 */
4114 #define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk /*!<Filter bit 26 */
4115 #define CAN_F1R2_FB27_Pos (27U)
4116 #define CAN_F1R2_FB27_Msk (0x1U << CAN_F1R2_FB27_Pos) /*!< 0x08000000 */
4117 #define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk /*!<Filter bit 27 */
4118 #define CAN_F1R2_FB28_Pos (28U)
4119 #define CAN_F1R2_FB28_Msk (0x1U << CAN_F1R2_FB28_Pos) /*!< 0x10000000 */
4120 #define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk /*!<Filter bit 28 */
4121 #define CAN_F1R2_FB29_Pos (29U)
4122 #define CAN_F1R2_FB29_Msk (0x1U << CAN_F1R2_FB29_Pos) /*!< 0x20000000 */
4123 #define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk /*!<Filter bit 29 */
4124 #define CAN_F1R2_FB30_Pos (30U)
4125 #define CAN_F1R2_FB30_Msk (0x1U << CAN_F1R2_FB30_Pos) /*!< 0x40000000 */
4126 #define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk /*!<Filter bit 30 */
4127 #define CAN_F1R2_FB31_Pos (31U)
4128 #define CAN_F1R2_FB31_Msk (0x1U << CAN_F1R2_FB31_Pos) /*!< 0x80000000 */
4129 #define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk /*!<Filter bit 31 */
4130
4131 /******************* Bit definition for CAN_F2R2 register *******************/
4132 #define CAN_F2R2_FB0_Pos (0U)
4133 #define CAN_F2R2_FB0_Msk (0x1U << CAN_F2R2_FB0_Pos) /*!< 0x00000001 */
4134 #define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk /*!<Filter bit 0 */
4135 #define CAN_F2R2_FB1_Pos (1U)
4136 #define CAN_F2R2_FB1_Msk (0x1U << CAN_F2R2_FB1_Pos) /*!< 0x00000002 */
4137 #define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk /*!<Filter bit 1 */
4138 #define CAN_F2R2_FB2_Pos (2U)
4139 #define CAN_F2R2_FB2_Msk (0x1U << CAN_F2R2_FB2_Pos) /*!< 0x00000004 */
4140 #define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk /*!<Filter bit 2 */
4141 #define CAN_F2R2_FB3_Pos (3U)
4142 #define CAN_F2R2_FB3_Msk (0x1U << CAN_F2R2_FB3_Pos) /*!< 0x00000008 */
4143 #define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk /*!<Filter bit 3 */
4144 #define CAN_F2R2_FB4_Pos (4U)
4145 #define CAN_F2R2_FB4_Msk (0x1U << CAN_F2R2_FB4_Pos) /*!< 0x00000010 */
4146 #define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk /*!<Filter bit 4 */
4147 #define CAN_F2R2_FB5_Pos (5U)
4148 #define CAN_F2R2_FB5_Msk (0x1U << CAN_F2R2_FB5_Pos) /*!< 0x00000020 */
4149 #define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk /*!<Filter bit 5 */
4150 #define CAN_F2R2_FB6_Pos (6U)
4151 #define CAN_F2R2_FB6_Msk (0x1U << CAN_F2R2_FB6_Pos) /*!< 0x00000040 */
4152 #define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk /*!<Filter bit 6 */
4153 #define CAN_F2R2_FB7_Pos (7U)
4154 #define CAN_F2R2_FB7_Msk (0x1U << CAN_F2R2_FB7_Pos) /*!< 0x00000080 */
4155 #define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk /*!<Filter bit 7 */
4156 #define CAN_F2R2_FB8_Pos (8U)
4157 #define CAN_F2R2_FB8_Msk (0x1U << CAN_F2R2_FB8_Pos) /*!< 0x00000100 */
4158 #define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk /*!<Filter bit 8 */
4159 #define CAN_F2R2_FB9_Pos (9U)
4160 #define CAN_F2R2_FB9_Msk (0x1U << CAN_F2R2_FB9_Pos) /*!< 0x00000200 */
4161 #define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk /*!<Filter bit 9 */
4162 #define CAN_F2R2_FB10_Pos (10U)
4163 #define CAN_F2R2_FB10_Msk (0x1U << CAN_F2R2_FB10_Pos) /*!< 0x00000400 */
4164 #define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk /*!<Filter bit 10 */
4165 #define CAN_F2R2_FB11_Pos (11U)
4166 #define CAN_F2R2_FB11_Msk (0x1U << CAN_F2R2_FB11_Pos) /*!< 0x00000800 */
4167 #define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk /*!<Filter bit 11 */
4168 #define CAN_F2R2_FB12_Pos (12U)
4169 #define CAN_F2R2_FB12_Msk (0x1U << CAN_F2R2_FB12_Pos) /*!< 0x00001000 */
4170 #define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk /*!<Filter bit 12 */
4171 #define CAN_F2R2_FB13_Pos (13U)
4172 #define CAN_F2R2_FB13_Msk (0x1U << CAN_F2R2_FB13_Pos) /*!< 0x00002000 */
4173 #define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk /*!<Filter bit 13 */
4174 #define CAN_F2R2_FB14_Pos (14U)
4175 #define CAN_F2R2_FB14_Msk (0x1U << CAN_F2R2_FB14_Pos) /*!< 0x00004000 */
4176 #define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk /*!<Filter bit 14 */
4177 #define CAN_F2R2_FB15_Pos (15U)
4178 #define CAN_F2R2_FB15_Msk (0x1U << CAN_F2R2_FB15_Pos) /*!< 0x00008000 */
4179 #define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk /*!<Filter bit 15 */
4180 #define CAN_F2R2_FB16_Pos (16U)
4181 #define CAN_F2R2_FB16_Msk (0x1U << CAN_F2R2_FB16_Pos) /*!< 0x00010000 */
4182 #define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk /*!<Filter bit 16 */
4183 #define CAN_F2R2_FB17_Pos (17U)
4184 #define CAN_F2R2_FB17_Msk (0x1U << CAN_F2R2_FB17_Pos) /*!< 0x00020000 */
4185 #define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk /*!<Filter bit 17 */
4186 #define CAN_F2R2_FB18_Pos (18U)
4187 #define CAN_F2R2_FB18_Msk (0x1U << CAN_F2R2_FB18_Pos) /*!< 0x00040000 */
4188 #define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk /*!<Filter bit 18 */
4189 #define CAN_F2R2_FB19_Pos (19U)
4190 #define CAN_F2R2_FB19_Msk (0x1U << CAN_F2R2_FB19_Pos) /*!< 0x00080000 */
4191 #define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk /*!<Filter bit 19 */
4192 #define CAN_F2R2_FB20_Pos (20U)
4193 #define CAN_F2R2_FB20_Msk (0x1U << CAN_F2R2_FB20_Pos) /*!< 0x00100000 */
4194 #define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk /*!<Filter bit 20 */
4195 #define CAN_F2R2_FB21_Pos (21U)
4196 #define CAN_F2R2_FB21_Msk (0x1U << CAN_F2R2_FB21_Pos) /*!< 0x00200000 */
4197 #define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk /*!<Filter bit 21 */
4198 #define CAN_F2R2_FB22_Pos (22U)
4199 #define CAN_F2R2_FB22_Msk (0x1U << CAN_F2R2_FB22_Pos) /*!< 0x00400000 */
4200 #define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk /*!<Filter bit 22 */
4201 #define CAN_F2R2_FB23_Pos (23U)
4202 #define CAN_F2R2_FB23_Msk (0x1U << CAN_F2R2_FB23_Pos) /*!< 0x00800000 */
4203 #define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk /*!<Filter bit 23 */
4204 #define CAN_F2R2_FB24_Pos (24U)
4205 #define CAN_F2R2_FB24_Msk (0x1U << CAN_F2R2_FB24_Pos) /*!< 0x01000000 */
4206 #define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk /*!<Filter bit 24 */
4207 #define CAN_F2R2_FB25_Pos (25U)
4208 #define CAN_F2R2_FB25_Msk (0x1U << CAN_F2R2_FB25_Pos) /*!< 0x02000000 */
4209 #define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk /*!<Filter bit 25 */
4210 #define CAN_F2R2_FB26_Pos (26U)
4211 #define CAN_F2R2_FB26_Msk (0x1U << CAN_F2R2_FB26_Pos) /*!< 0x04000000 */
4212 #define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk /*!<Filter bit 26 */
4213 #define CAN_F2R2_FB27_Pos (27U)
4214 #define CAN_F2R2_FB27_Msk (0x1U << CAN_F2R2_FB27_Pos) /*!< 0x08000000 */
4215 #define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk /*!<Filter bit 27 */
4216 #define CAN_F2R2_FB28_Pos (28U)
4217 #define CAN_F2R2_FB28_Msk (0x1U << CAN_F2R2_FB28_Pos) /*!< 0x10000000 */
4218 #define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk /*!<Filter bit 28 */
4219 #define CAN_F2R2_FB29_Pos (29U)
4220 #define CAN_F2R2_FB29_Msk (0x1U << CAN_F2R2_FB29_Pos) /*!< 0x20000000 */
4221 #define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk /*!<Filter bit 29 */
4222 #define CAN_F2R2_FB30_Pos (30U)
4223 #define CAN_F2R2_FB30_Msk (0x1U << CAN_F2R2_FB30_Pos) /*!< 0x40000000 */
4224 #define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk /*!<Filter bit 30 */
4225 #define CAN_F2R2_FB31_Pos (31U)
4226 #define CAN_F2R2_FB31_Msk (0x1U << CAN_F2R2_FB31_Pos) /*!< 0x80000000 */
4227 #define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk /*!<Filter bit 31 */
4228
4229 /******************* Bit definition for CAN_F3R2 register *******************/
4230 #define CAN_F3R2_FB0_Pos (0U)
4231 #define CAN_F3R2_FB0_Msk (0x1U << CAN_F3R2_FB0_Pos) /*!< 0x00000001 */
4232 #define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk /*!<Filter bit 0 */
4233 #define CAN_F3R2_FB1_Pos (1U)
4234 #define CAN_F3R2_FB1_Msk (0x1U << CAN_F3R2_FB1_Pos) /*!< 0x00000002 */
4235 #define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk /*!<Filter bit 1 */
4236 #define CAN_F3R2_FB2_Pos (2U)
4237 #define CAN_F3R2_FB2_Msk (0x1U << CAN_F3R2_FB2_Pos) /*!< 0x00000004 */
4238 #define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk /*!<Filter bit 2 */
4239 #define CAN_F3R2_FB3_Pos (3U)
4240 #define CAN_F3R2_FB3_Msk (0x1U << CAN_F3R2_FB3_Pos) /*!< 0x00000008 */
4241 #define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk /*!<Filter bit 3 */
4242 #define CAN_F3R2_FB4_Pos (4U)
4243 #define CAN_F3R2_FB4_Msk (0x1U << CAN_F3R2_FB4_Pos) /*!< 0x00000010 */
4244 #define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk /*!<Filter bit 4 */
4245 #define CAN_F3R2_FB5_Pos (5U)
4246 #define CAN_F3R2_FB5_Msk (0x1U << CAN_F3R2_FB5_Pos) /*!< 0x00000020 */
4247 #define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk /*!<Filter bit 5 */
4248 #define CAN_F3R2_FB6_Pos (6U)
4249 #define CAN_F3R2_FB6_Msk (0x1U << CAN_F3R2_FB6_Pos) /*!< 0x00000040 */
4250 #define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk /*!<Filter bit 6 */
4251 #define CAN_F3R2_FB7_Pos (7U)
4252 #define CAN_F3R2_FB7_Msk (0x1U << CAN_F3R2_FB7_Pos) /*!< 0x00000080 */
4253 #define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk /*!<Filter bit 7 */
4254 #define CAN_F3R2_FB8_Pos (8U)
4255 #define CAN_F3R2_FB8_Msk (0x1U << CAN_F3R2_FB8_Pos) /*!< 0x00000100 */
4256 #define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk /*!<Filter bit 8 */
4257 #define CAN_F3R2_FB9_Pos (9U)
4258 #define CAN_F3R2_FB9_Msk (0x1U << CAN_F3R2_FB9_Pos) /*!< 0x00000200 */
4259 #define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk /*!<Filter bit 9 */
4260 #define CAN_F3R2_FB10_Pos (10U)
4261 #define CAN_F3R2_FB10_Msk (0x1U << CAN_F3R2_FB10_Pos) /*!< 0x00000400 */
4262 #define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk /*!<Filter bit 10 */
4263 #define CAN_F3R2_FB11_Pos (11U)
4264 #define CAN_F3R2_FB11_Msk (0x1U << CAN_F3R2_FB11_Pos) /*!< 0x00000800 */
4265 #define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk /*!<Filter bit 11 */
4266 #define CAN_F3R2_FB12_Pos (12U)
4267 #define CAN_F3R2_FB12_Msk (0x1U << CAN_F3R2_FB12_Pos) /*!< 0x00001000 */
4268 #define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk /*!<Filter bit 12 */
4269 #define CAN_F3R2_FB13_Pos (13U)
4270 #define CAN_F3R2_FB13_Msk (0x1U << CAN_F3R2_FB13_Pos) /*!< 0x00002000 */
4271 #define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk /*!<Filter bit 13 */
4272 #define CAN_F3R2_FB14_Pos (14U)
4273 #define CAN_F3R2_FB14_Msk (0x1U << CAN_F3R2_FB14_Pos) /*!< 0x00004000 */
4274 #define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk /*!<Filter bit 14 */
4275 #define CAN_F3R2_FB15_Pos (15U)
4276 #define CAN_F3R2_FB15_Msk (0x1U << CAN_F3R2_FB15_Pos) /*!< 0x00008000 */
4277 #define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk /*!<Filter bit 15 */
4278 #define CAN_F3R2_FB16_Pos (16U)
4279 #define CAN_F3R2_FB16_Msk (0x1U << CAN_F3R2_FB16_Pos) /*!< 0x00010000 */
4280 #define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk /*!<Filter bit 16 */
4281 #define CAN_F3R2_FB17_Pos (17U)
4282 #define CAN_F3R2_FB17_Msk (0x1U << CAN_F3R2_FB17_Pos) /*!< 0x00020000 */
4283 #define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk /*!<Filter bit 17 */
4284 #define CAN_F3R2_FB18_Pos (18U)
4285 #define CAN_F3R2_FB18_Msk (0x1U << CAN_F3R2_FB18_Pos) /*!< 0x00040000 */
4286 #define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk /*!<Filter bit 18 */
4287 #define CAN_F3R2_FB19_Pos (19U)
4288 #define CAN_F3R2_FB19_Msk (0x1U << CAN_F3R2_FB19_Pos) /*!< 0x00080000 */
4289 #define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk /*!<Filter bit 19 */
4290 #define CAN_F3R2_FB20_Pos (20U)
4291 #define CAN_F3R2_FB20_Msk (0x1U << CAN_F3R2_FB20_Pos) /*!< 0x00100000 */
4292 #define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk /*!<Filter bit 20 */
4293 #define CAN_F3R2_FB21_Pos (21U)
4294 #define CAN_F3R2_FB21_Msk (0x1U << CAN_F3R2_FB21_Pos) /*!< 0x00200000 */
4295 #define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk /*!<Filter bit 21 */
4296 #define CAN_F3R2_FB22_Pos (22U)
4297 #define CAN_F3R2_FB22_Msk (0x1U << CAN_F3R2_FB22_Pos) /*!< 0x00400000 */
4298 #define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk /*!<Filter bit 22 */
4299 #define CAN_F3R2_FB23_Pos (23U)
4300 #define CAN_F3R2_FB23_Msk (0x1U << CAN_F3R2_FB23_Pos) /*!< 0x00800000 */
4301 #define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk /*!<Filter bit 23 */
4302 #define CAN_F3R2_FB24_Pos (24U)
4303 #define CAN_F3R2_FB24_Msk (0x1U << CAN_F3R2_FB24_Pos) /*!< 0x01000000 */
4304 #define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk /*!<Filter bit 24 */
4305 #define CAN_F3R2_FB25_Pos (25U)
4306 #define CAN_F3R2_FB25_Msk (0x1U << CAN_F3R2_FB25_Pos) /*!< 0x02000000 */
4307 #define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk /*!<Filter bit 25 */
4308 #define CAN_F3R2_FB26_Pos (26U)
4309 #define CAN_F3R2_FB26_Msk (0x1U << CAN_F3R2_FB26_Pos) /*!< 0x04000000 */
4310 #define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk /*!<Filter bit 26 */
4311 #define CAN_F3R2_FB27_Pos (27U)
4312 #define CAN_F3R2_FB27_Msk (0x1U << CAN_F3R2_FB27_Pos) /*!< 0x08000000 */
4313 #define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk /*!<Filter bit 27 */
4314 #define CAN_F3R2_FB28_Pos (28U)
4315 #define CAN_F3R2_FB28_Msk (0x1U << CAN_F3R2_FB28_Pos) /*!< 0x10000000 */
4316 #define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk /*!<Filter bit 28 */
4317 #define CAN_F3R2_FB29_Pos (29U)
4318 #define CAN_F3R2_FB29_Msk (0x1U << CAN_F3R2_FB29_Pos) /*!< 0x20000000 */
4319 #define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk /*!<Filter bit 29 */
4320 #define CAN_F3R2_FB30_Pos (30U)
4321 #define CAN_F3R2_FB30_Msk (0x1U << CAN_F3R2_FB30_Pos) /*!< 0x40000000 */
4322 #define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk /*!<Filter bit 30 */
4323 #define CAN_F3R2_FB31_Pos (31U)
4324 #define CAN_F3R2_FB31_Msk (0x1U << CAN_F3R2_FB31_Pos) /*!< 0x80000000 */
4325 #define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk /*!<Filter bit 31 */
4326
4327 /******************* Bit definition for CAN_F4R2 register *******************/
4328 #define CAN_F4R2_FB0_Pos (0U)
4329 #define CAN_F4R2_FB0_Msk (0x1U << CAN_F4R2_FB0_Pos) /*!< 0x00000001 */
4330 #define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk /*!<Filter bit 0 */
4331 #define CAN_F4R2_FB1_Pos (1U)
4332 #define CAN_F4R2_FB1_Msk (0x1U << CAN_F4R2_FB1_Pos) /*!< 0x00000002 */
4333 #define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk /*!<Filter bit 1 */
4334 #define CAN_F4R2_FB2_Pos (2U)
4335 #define CAN_F4R2_FB2_Msk (0x1U << CAN_F4R2_FB2_Pos) /*!< 0x00000004 */
4336 #define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk /*!<Filter bit 2 */
4337 #define CAN_F4R2_FB3_Pos (3U)
4338 #define CAN_F4R2_FB3_Msk (0x1U << CAN_F4R2_FB3_Pos) /*!< 0x00000008 */
4339 #define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk /*!<Filter bit 3 */
4340 #define CAN_F4R2_FB4_Pos (4U)
4341 #define CAN_F4R2_FB4_Msk (0x1U << CAN_F4R2_FB4_Pos) /*!< 0x00000010 */
4342 #define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk /*!<Filter bit 4 */
4343 #define CAN_F4R2_FB5_Pos (5U)
4344 #define CAN_F4R2_FB5_Msk (0x1U << CAN_F4R2_FB5_Pos) /*!< 0x00000020 */
4345 #define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk /*!<Filter bit 5 */
4346 #define CAN_F4R2_FB6_Pos (6U)
4347 #define CAN_F4R2_FB6_Msk (0x1U << CAN_F4R2_FB6_Pos) /*!< 0x00000040 */
4348 #define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk /*!<Filter bit 6 */
4349 #define CAN_F4R2_FB7_Pos (7U)
4350 #define CAN_F4R2_FB7_Msk (0x1U << CAN_F4R2_FB7_Pos) /*!< 0x00000080 */
4351 #define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk /*!<Filter bit 7 */
4352 #define CAN_F4R2_FB8_Pos (8U)
4353 #define CAN_F4R2_FB8_Msk (0x1U << CAN_F4R2_FB8_Pos) /*!< 0x00000100 */
4354 #define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk /*!<Filter bit 8 */
4355 #define CAN_F4R2_FB9_Pos (9U)
4356 #define CAN_F4R2_FB9_Msk (0x1U << CAN_F4R2_FB9_Pos) /*!< 0x00000200 */
4357 #define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk /*!<Filter bit 9 */
4358 #define CAN_F4R2_FB10_Pos (10U)
4359 #define CAN_F4R2_FB10_Msk (0x1U << CAN_F4R2_FB10_Pos) /*!< 0x00000400 */
4360 #define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk /*!<Filter bit 10 */
4361 #define CAN_F4R2_FB11_Pos (11U)
4362 #define CAN_F4R2_FB11_Msk (0x1U << CAN_F4R2_FB11_Pos) /*!< 0x00000800 */
4363 #define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk /*!<Filter bit 11 */
4364 #define CAN_F4R2_FB12_Pos (12U)
4365 #define CAN_F4R2_FB12_Msk (0x1U << CAN_F4R2_FB12_Pos) /*!< 0x00001000 */
4366 #define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk /*!<Filter bit 12 */
4367 #define CAN_F4R2_FB13_Pos (13U)
4368 #define CAN_F4R2_FB13_Msk (0x1U << CAN_F4R2_FB13_Pos) /*!< 0x00002000 */
4369 #define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk /*!<Filter bit 13 */
4370 #define CAN_F4R2_FB14_Pos (14U)
4371 #define CAN_F4R2_FB14_Msk (0x1U << CAN_F4R2_FB14_Pos) /*!< 0x00004000 */
4372 #define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk /*!<Filter bit 14 */
4373 #define CAN_F4R2_FB15_Pos (15U)
4374 #define CAN_F4R2_FB15_Msk (0x1U << CAN_F4R2_FB15_Pos) /*!< 0x00008000 */
4375 #define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk /*!<Filter bit 15 */
4376 #define CAN_F4R2_FB16_Pos (16U)
4377 #define CAN_F4R2_FB16_Msk (0x1U << CAN_F4R2_FB16_Pos) /*!< 0x00010000 */
4378 #define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk /*!<Filter bit 16 */
4379 #define CAN_F4R2_FB17_Pos (17U)
4380 #define CAN_F4R2_FB17_Msk (0x1U << CAN_F4R2_FB17_Pos) /*!< 0x00020000 */
4381 #define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk /*!<Filter bit 17 */
4382 #define CAN_F4R2_FB18_Pos (18U)
4383 #define CAN_F4R2_FB18_Msk (0x1U << CAN_F4R2_FB18_Pos) /*!< 0x00040000 */
4384 #define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk /*!<Filter bit 18 */
4385 #define CAN_F4R2_FB19_Pos (19U)
4386 #define CAN_F4R2_FB19_Msk (0x1U << CAN_F4R2_FB19_Pos) /*!< 0x00080000 */
4387 #define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk /*!<Filter bit 19 */
4388 #define CAN_F4R2_FB20_Pos (20U)
4389 #define CAN_F4R2_FB20_Msk (0x1U << CAN_F4R2_FB20_Pos) /*!< 0x00100000 */
4390 #define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk /*!<Filter bit 20 */
4391 #define CAN_F4R2_FB21_Pos (21U)
4392 #define CAN_F4R2_FB21_Msk (0x1U << CAN_F4R2_FB21_Pos) /*!< 0x00200000 */
4393 #define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk /*!<Filter bit 21 */
4394 #define CAN_F4R2_FB22_Pos (22U)
4395 #define CAN_F4R2_FB22_Msk (0x1U << CAN_F4R2_FB22_Pos) /*!< 0x00400000 */
4396 #define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk /*!<Filter bit 22 */
4397 #define CAN_F4R2_FB23_Pos (23U)
4398 #define CAN_F4R2_FB23_Msk (0x1U << CAN_F4R2_FB23_Pos) /*!< 0x00800000 */
4399 #define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk /*!<Filter bit 23 */
4400 #define CAN_F4R2_FB24_Pos (24U)
4401 #define CAN_F4R2_FB24_Msk (0x1U << CAN_F4R2_FB24_Pos) /*!< 0x01000000 */
4402 #define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk /*!<Filter bit 24 */
4403 #define CAN_F4R2_FB25_Pos (25U)
4404 #define CAN_F4R2_FB25_Msk (0x1U << CAN_F4R2_FB25_Pos) /*!< 0x02000000 */
4405 #define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk /*!<Filter bit 25 */
4406 #define CAN_F4R2_FB26_Pos (26U)
4407 #define CAN_F4R2_FB26_Msk (0x1U << CAN_F4R2_FB26_Pos) /*!< 0x04000000 */
4408 #define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk /*!<Filter bit 26 */
4409 #define CAN_F4R2_FB27_Pos (27U)
4410 #define CAN_F4R2_FB27_Msk (0x1U << CAN_F4R2_FB27_Pos) /*!< 0x08000000 */
4411 #define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk /*!<Filter bit 27 */
4412 #define CAN_F4R2_FB28_Pos (28U)
4413 #define CAN_F4R2_FB28_Msk (0x1U << CAN_F4R2_FB28_Pos) /*!< 0x10000000 */
4414 #define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk /*!<Filter bit 28 */
4415 #define CAN_F4R2_FB29_Pos (29U)
4416 #define CAN_F4R2_FB29_Msk (0x1U << CAN_F4R2_FB29_Pos) /*!< 0x20000000 */
4417 #define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk /*!<Filter bit 29 */
4418 #define CAN_F4R2_FB30_Pos (30U)
4419 #define CAN_F4R2_FB30_Msk (0x1U << CAN_F4R2_FB30_Pos) /*!< 0x40000000 */
4420 #define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk /*!<Filter bit 30 */
4421 #define CAN_F4R2_FB31_Pos (31U)
4422 #define CAN_F4R2_FB31_Msk (0x1U << CAN_F4R2_FB31_Pos) /*!< 0x80000000 */
4423 #define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk /*!<Filter bit 31 */
4424
4425 /******************* Bit definition for CAN_F5R2 register *******************/
4426 #define CAN_F5R2_FB0_Pos (0U)
4427 #define CAN_F5R2_FB0_Msk (0x1U << CAN_F5R2_FB0_Pos) /*!< 0x00000001 */
4428 #define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk /*!<Filter bit 0 */
4429 #define CAN_F5R2_FB1_Pos (1U)
4430 #define CAN_F5R2_FB1_Msk (0x1U << CAN_F5R2_FB1_Pos) /*!< 0x00000002 */
4431 #define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk /*!<Filter bit 1 */
4432 #define CAN_F5R2_FB2_Pos (2U)
4433 #define CAN_F5R2_FB2_Msk (0x1U << CAN_F5R2_FB2_Pos) /*!< 0x00000004 */
4434 #define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk /*!<Filter bit 2 */
4435 #define CAN_F5R2_FB3_Pos (3U)
4436 #define CAN_F5R2_FB3_Msk (0x1U << CAN_F5R2_FB3_Pos) /*!< 0x00000008 */
4437 #define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk /*!<Filter bit 3 */
4438 #define CAN_F5R2_FB4_Pos (4U)
4439 #define CAN_F5R2_FB4_Msk (0x1U << CAN_F5R2_FB4_Pos) /*!< 0x00000010 */
4440 #define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk /*!<Filter bit 4 */
4441 #define CAN_F5R2_FB5_Pos (5U)
4442 #define CAN_F5R2_FB5_Msk (0x1U << CAN_F5R2_FB5_Pos) /*!< 0x00000020 */
4443 #define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk /*!<Filter bit 5 */
4444 #define CAN_F5R2_FB6_Pos (6U)
4445 #define CAN_F5R2_FB6_Msk (0x1U << CAN_F5R2_FB6_Pos) /*!< 0x00000040 */
4446 #define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk /*!<Filter bit 6 */
4447 #define CAN_F5R2_FB7_Pos (7U)
4448 #define CAN_F5R2_FB7_Msk (0x1U << CAN_F5R2_FB7_Pos) /*!< 0x00000080 */
4449 #define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk /*!<Filter bit 7 */
4450 #define CAN_F5R2_FB8_Pos (8U)
4451 #define CAN_F5R2_FB8_Msk (0x1U << CAN_F5R2_FB8_Pos) /*!< 0x00000100 */
4452 #define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk /*!<Filter bit 8 */
4453 #define CAN_F5R2_FB9_Pos (9U)
4454 #define CAN_F5R2_FB9_Msk (0x1U << CAN_F5R2_FB9_Pos) /*!< 0x00000200 */
4455 #define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk /*!<Filter bit 9 */
4456 #define CAN_F5R2_FB10_Pos (10U)
4457 #define CAN_F5R2_FB10_Msk (0x1U << CAN_F5R2_FB10_Pos) /*!< 0x00000400 */
4458 #define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk /*!<Filter bit 10 */
4459 #define CAN_F5R2_FB11_Pos (11U)
4460 #define CAN_F5R2_FB11_Msk (0x1U << CAN_F5R2_FB11_Pos) /*!< 0x00000800 */
4461 #define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk /*!<Filter bit 11 */
4462 #define CAN_F5R2_FB12_Pos (12U)
4463 #define CAN_F5R2_FB12_Msk (0x1U << CAN_F5R2_FB12_Pos) /*!< 0x00001000 */
4464 #define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk /*!<Filter bit 12 */
4465 #define CAN_F5R2_FB13_Pos (13U)
4466 #define CAN_F5R2_FB13_Msk (0x1U << CAN_F5R2_FB13_Pos) /*!< 0x00002000 */
4467 #define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk /*!<Filter bit 13 */
4468 #define CAN_F5R2_FB14_Pos (14U)
4469 #define CAN_F5R2_FB14_Msk (0x1U << CAN_F5R2_FB14_Pos) /*!< 0x00004000 */
4470 #define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk /*!<Filter bit 14 */
4471 #define CAN_F5R2_FB15_Pos (15U)
4472 #define CAN_F5R2_FB15_Msk (0x1U << CAN_F5R2_FB15_Pos) /*!< 0x00008000 */
4473 #define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk /*!<Filter bit 15 */
4474 #define CAN_F5R2_FB16_Pos (16U)
4475 #define CAN_F5R2_FB16_Msk (0x1U << CAN_F5R2_FB16_Pos) /*!< 0x00010000 */
4476 #define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk /*!<Filter bit 16 */
4477 #define CAN_F5R2_FB17_Pos (17U)
4478 #define CAN_F5R2_FB17_Msk (0x1U << CAN_F5R2_FB17_Pos) /*!< 0x00020000 */
4479 #define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk /*!<Filter bit 17 */
4480 #define CAN_F5R2_FB18_Pos (18U)
4481 #define CAN_F5R2_FB18_Msk (0x1U << CAN_F5R2_FB18_Pos) /*!< 0x00040000 */
4482 #define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk /*!<Filter bit 18 */
4483 #define CAN_F5R2_FB19_Pos (19U)
4484 #define CAN_F5R2_FB19_Msk (0x1U << CAN_F5R2_FB19_Pos) /*!< 0x00080000 */
4485 #define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk /*!<Filter bit 19 */
4486 #define CAN_F5R2_FB20_Pos (20U)
4487 #define CAN_F5R2_FB20_Msk (0x1U << CAN_F5R2_FB20_Pos) /*!< 0x00100000 */
4488 #define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk /*!<Filter bit 20 */
4489 #define CAN_F5R2_FB21_Pos (21U)
4490 #define CAN_F5R2_FB21_Msk (0x1U << CAN_F5R2_FB21_Pos) /*!< 0x00200000 */
4491 #define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk /*!<Filter bit 21 */
4492 #define CAN_F5R2_FB22_Pos (22U)
4493 #define CAN_F5R2_FB22_Msk (0x1U << CAN_F5R2_FB22_Pos) /*!< 0x00400000 */
4494 #define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk /*!<Filter bit 22 */
4495 #define CAN_F5R2_FB23_Pos (23U)
4496 #define CAN_F5R2_FB23_Msk (0x1U << CAN_F5R2_FB23_Pos) /*!< 0x00800000 */
4497 #define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk /*!<Filter bit 23 */
4498 #define CAN_F5R2_FB24_Pos (24U)
4499 #define CAN_F5R2_FB24_Msk (0x1U << CAN_F5R2_FB24_Pos) /*!< 0x01000000 */
4500 #define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk /*!<Filter bit 24 */
4501 #define CAN_F5R2_FB25_Pos (25U)
4502 #define CAN_F5R2_FB25_Msk (0x1U << CAN_F5R2_FB25_Pos) /*!< 0x02000000 */
4503 #define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk /*!<Filter bit 25 */
4504 #define CAN_F5R2_FB26_Pos (26U)
4505 #define CAN_F5R2_FB26_Msk (0x1U << CAN_F5R2_FB26_Pos) /*!< 0x04000000 */
4506 #define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk /*!<Filter bit 26 */
4507 #define CAN_F5R2_FB27_Pos (27U)
4508 #define CAN_F5R2_FB27_Msk (0x1U << CAN_F5R2_FB27_Pos) /*!< 0x08000000 */
4509 #define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk /*!<Filter bit 27 */
4510 #define CAN_F5R2_FB28_Pos (28U)
4511 #define CAN_F5R2_FB28_Msk (0x1U << CAN_F5R2_FB28_Pos) /*!< 0x10000000 */
4512 #define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk /*!<Filter bit 28 */
4513 #define CAN_F5R2_FB29_Pos (29U)
4514 #define CAN_F5R2_FB29_Msk (0x1U << CAN_F5R2_FB29_Pos) /*!< 0x20000000 */
4515 #define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk /*!<Filter bit 29 */
4516 #define CAN_F5R2_FB30_Pos (30U)
4517 #define CAN_F5R2_FB30_Msk (0x1U << CAN_F5R2_FB30_Pos) /*!< 0x40000000 */
4518 #define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk /*!<Filter bit 30 */
4519 #define CAN_F5R2_FB31_Pos (31U)
4520 #define CAN_F5R2_FB31_Msk (0x1U << CAN_F5R2_FB31_Pos) /*!< 0x80000000 */
4521 #define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk /*!<Filter bit 31 */
4522
4523 /******************* Bit definition for CAN_F6R2 register *******************/
4524 #define CAN_F6R2_FB0_Pos (0U)
4525 #define CAN_F6R2_FB0_Msk (0x1U << CAN_F6R2_FB0_Pos) /*!< 0x00000001 */
4526 #define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk /*!<Filter bit 0 */
4527 #define CAN_F6R2_FB1_Pos (1U)
4528 #define CAN_F6R2_FB1_Msk (0x1U << CAN_F6R2_FB1_Pos) /*!< 0x00000002 */
4529 #define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk /*!<Filter bit 1 */
4530 #define CAN_F6R2_FB2_Pos (2U)
4531 #define CAN_F6R2_FB2_Msk (0x1U << CAN_F6R2_FB2_Pos) /*!< 0x00000004 */
4532 #define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk /*!<Filter bit 2 */
4533 #define CAN_F6R2_FB3_Pos (3U)
4534 #define CAN_F6R2_FB3_Msk (0x1U << CAN_F6R2_FB3_Pos) /*!< 0x00000008 */
4535 #define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk /*!<Filter bit 3 */
4536 #define CAN_F6R2_FB4_Pos (4U)
4537 #define CAN_F6R2_FB4_Msk (0x1U << CAN_F6R2_FB4_Pos) /*!< 0x00000010 */
4538 #define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk /*!<Filter bit 4 */
4539 #define CAN_F6R2_FB5_Pos (5U)
4540 #define CAN_F6R2_FB5_Msk (0x1U << CAN_F6R2_FB5_Pos) /*!< 0x00000020 */
4541 #define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk /*!<Filter bit 5 */
4542 #define CAN_F6R2_FB6_Pos (6U)
4543 #define CAN_F6R2_FB6_Msk (0x1U << CAN_F6R2_FB6_Pos) /*!< 0x00000040 */
4544 #define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk /*!<Filter bit 6 */
4545 #define CAN_F6R2_FB7_Pos (7U)
4546 #define CAN_F6R2_FB7_Msk (0x1U << CAN_F6R2_FB7_Pos) /*!< 0x00000080 */
4547 #define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk /*!<Filter bit 7 */
4548 #define CAN_F6R2_FB8_Pos (8U)
4549 #define CAN_F6R2_FB8_Msk (0x1U << CAN_F6R2_FB8_Pos) /*!< 0x00000100 */
4550 #define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk /*!<Filter bit 8 */
4551 #define CAN_F6R2_FB9_Pos (9U)
4552 #define CAN_F6R2_FB9_Msk (0x1U << CAN_F6R2_FB9_Pos) /*!< 0x00000200 */
4553 #define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk /*!<Filter bit 9 */
4554 #define CAN_F6R2_FB10_Pos (10U)
4555 #define CAN_F6R2_FB10_Msk (0x1U << CAN_F6R2_FB10_Pos) /*!< 0x00000400 */
4556 #define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk /*!<Filter bit 10 */
4557 #define CAN_F6R2_FB11_Pos (11U)
4558 #define CAN_F6R2_FB11_Msk (0x1U << CAN_F6R2_FB11_Pos) /*!< 0x00000800 */
4559 #define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk /*!<Filter bit 11 */
4560 #define CAN_F6R2_FB12_Pos (12U)
4561 #define CAN_F6R2_FB12_Msk (0x1U << CAN_F6R2_FB12_Pos) /*!< 0x00001000 */
4562 #define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk /*!<Filter bit 12 */
4563 #define CAN_F6R2_FB13_Pos (13U)
4564 #define CAN_F6R2_FB13_Msk (0x1U << CAN_F6R2_FB13_Pos) /*!< 0x00002000 */
4565 #define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk /*!<Filter bit 13 */
4566 #define CAN_F6R2_FB14_Pos (14U)
4567 #define CAN_F6R2_FB14_Msk (0x1U << CAN_F6R2_FB14_Pos) /*!< 0x00004000 */
4568 #define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk /*!<Filter bit 14 */
4569 #define CAN_F6R2_FB15_Pos (15U)
4570 #define CAN_F6R2_FB15_Msk (0x1U << CAN_F6R2_FB15_Pos) /*!< 0x00008000 */
4571 #define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk /*!<Filter bit 15 */
4572 #define CAN_F6R2_FB16_Pos (16U)
4573 #define CAN_F6R2_FB16_Msk (0x1U << CAN_F6R2_FB16_Pos) /*!< 0x00010000 */
4574 #define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk /*!<Filter bit 16 */
4575 #define CAN_F6R2_FB17_Pos (17U)
4576 #define CAN_F6R2_FB17_Msk (0x1U << CAN_F6R2_FB17_Pos) /*!< 0x00020000 */
4577 #define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk /*!<Filter bit 17 */
4578 #define CAN_F6R2_FB18_Pos (18U)
4579 #define CAN_F6R2_FB18_Msk (0x1U << CAN_F6R2_FB18_Pos) /*!< 0x00040000 */
4580 #define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk /*!<Filter bit 18 */
4581 #define CAN_F6R2_FB19_Pos (19U)
4582 #define CAN_F6R2_FB19_Msk (0x1U << CAN_F6R2_FB19_Pos) /*!< 0x00080000 */
4583 #define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk /*!<Filter bit 19 */
4584 #define CAN_F6R2_FB20_Pos (20U)
4585 #define CAN_F6R2_FB20_Msk (0x1U << CAN_F6R2_FB20_Pos) /*!< 0x00100000 */
4586 #define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk /*!<Filter bit 20 */
4587 #define CAN_F6R2_FB21_Pos (21U)
4588 #define CAN_F6R2_FB21_Msk (0x1U << CAN_F6R2_FB21_Pos) /*!< 0x00200000 */
4589 #define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk /*!<Filter bit 21 */
4590 #define CAN_F6R2_FB22_Pos (22U)
4591 #define CAN_F6R2_FB22_Msk (0x1U << CAN_F6R2_FB22_Pos) /*!< 0x00400000 */
4592 #define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk /*!<Filter bit 22 */
4593 #define CAN_F6R2_FB23_Pos (23U)
4594 #define CAN_F6R2_FB23_Msk (0x1U << CAN_F6R2_FB23_Pos) /*!< 0x00800000 */
4595 #define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk /*!<Filter bit 23 */
4596 #define CAN_F6R2_FB24_Pos (24U)
4597 #define CAN_F6R2_FB24_Msk (0x1U << CAN_F6R2_FB24_Pos) /*!< 0x01000000 */
4598 #define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk /*!<Filter bit 24 */
4599 #define CAN_F6R2_FB25_Pos (25U)
4600 #define CAN_F6R2_FB25_Msk (0x1U << CAN_F6R2_FB25_Pos) /*!< 0x02000000 */
4601 #define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk /*!<Filter bit 25 */
4602 #define CAN_F6R2_FB26_Pos (26U)
4603 #define CAN_F6R2_FB26_Msk (0x1U << CAN_F6R2_FB26_Pos) /*!< 0x04000000 */
4604 #define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk /*!<Filter bit 26 */
4605 #define CAN_F6R2_FB27_Pos (27U)
4606 #define CAN_F6R2_FB27_Msk (0x1U << CAN_F6R2_FB27_Pos) /*!< 0x08000000 */
4607 #define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk /*!<Filter bit 27 */
4608 #define CAN_F6R2_FB28_Pos (28U)
4609 #define CAN_F6R2_FB28_Msk (0x1U << CAN_F6R2_FB28_Pos) /*!< 0x10000000 */
4610 #define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk /*!<Filter bit 28 */
4611 #define CAN_F6R2_FB29_Pos (29U)
4612 #define CAN_F6R2_FB29_Msk (0x1U << CAN_F6R2_FB29_Pos) /*!< 0x20000000 */
4613 #define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk /*!<Filter bit 29 */
4614 #define CAN_F6R2_FB30_Pos (30U)
4615 #define CAN_F6R2_FB30_Msk (0x1U << CAN_F6R2_FB30_Pos) /*!< 0x40000000 */
4616 #define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk /*!<Filter bit 30 */
4617 #define CAN_F6R2_FB31_Pos (31U)
4618 #define CAN_F6R2_FB31_Msk (0x1U << CAN_F6R2_FB31_Pos) /*!< 0x80000000 */
4619 #define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk /*!<Filter bit 31 */
4620
4621 /******************* Bit definition for CAN_F7R2 register *******************/
4622 #define CAN_F7R2_FB0_Pos (0U)
4623 #define CAN_F7R2_FB0_Msk (0x1U << CAN_F7R2_FB0_Pos) /*!< 0x00000001 */
4624 #define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk /*!<Filter bit 0 */
4625 #define CAN_F7R2_FB1_Pos (1U)
4626 #define CAN_F7R2_FB1_Msk (0x1U << CAN_F7R2_FB1_Pos) /*!< 0x00000002 */
4627 #define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk /*!<Filter bit 1 */
4628 #define CAN_F7R2_FB2_Pos (2U)
4629 #define CAN_F7R2_FB2_Msk (0x1U << CAN_F7R2_FB2_Pos) /*!< 0x00000004 */
4630 #define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk /*!<Filter bit 2 */
4631 #define CAN_F7R2_FB3_Pos (3U)
4632 #define CAN_F7R2_FB3_Msk (0x1U << CAN_F7R2_FB3_Pos) /*!< 0x00000008 */
4633 #define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk /*!<Filter bit 3 */
4634 #define CAN_F7R2_FB4_Pos (4U)
4635 #define CAN_F7R2_FB4_Msk (0x1U << CAN_F7R2_FB4_Pos) /*!< 0x00000010 */
4636 #define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk /*!<Filter bit 4 */
4637 #define CAN_F7R2_FB5_Pos (5U)
4638 #define CAN_F7R2_FB5_Msk (0x1U << CAN_F7R2_FB5_Pos) /*!< 0x00000020 */
4639 #define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk /*!<Filter bit 5 */
4640 #define CAN_F7R2_FB6_Pos (6U)
4641 #define CAN_F7R2_FB6_Msk (0x1U << CAN_F7R2_FB6_Pos) /*!< 0x00000040 */
4642 #define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk /*!<Filter bit 6 */
4643 #define CAN_F7R2_FB7_Pos (7U)
4644 #define CAN_F7R2_FB7_Msk (0x1U << CAN_F7R2_FB7_Pos) /*!< 0x00000080 */
4645 #define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk /*!<Filter bit 7 */
4646 #define CAN_F7R2_FB8_Pos (8U)
4647 #define CAN_F7R2_FB8_Msk (0x1U << CAN_F7R2_FB8_Pos) /*!< 0x00000100 */
4648 #define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk /*!<Filter bit 8 */
4649 #define CAN_F7R2_FB9_Pos (9U)
4650 #define CAN_F7R2_FB9_Msk (0x1U << CAN_F7R2_FB9_Pos) /*!< 0x00000200 */
4651 #define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk /*!<Filter bit 9 */
4652 #define CAN_F7R2_FB10_Pos (10U)
4653 #define CAN_F7R2_FB10_Msk (0x1U << CAN_F7R2_FB10_Pos) /*!< 0x00000400 */
4654 #define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk /*!<Filter bit 10 */
4655 #define CAN_F7R2_FB11_Pos (11U)
4656 #define CAN_F7R2_FB11_Msk (0x1U << CAN_F7R2_FB11_Pos) /*!< 0x00000800 */
4657 #define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk /*!<Filter bit 11 */
4658 #define CAN_F7R2_FB12_Pos (12U)
4659 #define CAN_F7R2_FB12_Msk (0x1U << CAN_F7R2_FB12_Pos) /*!< 0x00001000 */
4660 #define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk /*!<Filter bit 12 */
4661 #define CAN_F7R2_FB13_Pos (13U)
4662 #define CAN_F7R2_FB13_Msk (0x1U << CAN_F7R2_FB13_Pos) /*!< 0x00002000 */
4663 #define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk /*!<Filter bit 13 */
4664 #define CAN_F7R2_FB14_Pos (14U)
4665 #define CAN_F7R2_FB14_Msk (0x1U << CAN_F7R2_FB14_Pos) /*!< 0x00004000 */
4666 #define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk /*!<Filter bit 14 */
4667 #define CAN_F7R2_FB15_Pos (15U)
4668 #define CAN_F7R2_FB15_Msk (0x1U << CAN_F7R2_FB15_Pos) /*!< 0x00008000 */
4669 #define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk /*!<Filter bit 15 */
4670 #define CAN_F7R2_FB16_Pos (16U)
4671 #define CAN_F7R2_FB16_Msk (0x1U << CAN_F7R2_FB16_Pos) /*!< 0x00010000 */
4672 #define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk /*!<Filter bit 16 */
4673 #define CAN_F7R2_FB17_Pos (17U)
4674 #define CAN_F7R2_FB17_Msk (0x1U << CAN_F7R2_FB17_Pos) /*!< 0x00020000 */
4675 #define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk /*!<Filter bit 17 */
4676 #define CAN_F7R2_FB18_Pos (18U)
4677 #define CAN_F7R2_FB18_Msk (0x1U << CAN_F7R2_FB18_Pos) /*!< 0x00040000 */
4678 #define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk /*!<Filter bit 18 */
4679 #define CAN_F7R2_FB19_Pos (19U)
4680 #define CAN_F7R2_FB19_Msk (0x1U << CAN_F7R2_FB19_Pos) /*!< 0x00080000 */
4681 #define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk /*!<Filter bit 19 */
4682 #define CAN_F7R2_FB20_Pos (20U)
4683 #define CAN_F7R2_FB20_Msk (0x1U << CAN_F7R2_FB20_Pos) /*!< 0x00100000 */
4684 #define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk /*!<Filter bit 20 */
4685 #define CAN_F7R2_FB21_Pos (21U)
4686 #define CAN_F7R2_FB21_Msk (0x1U << CAN_F7R2_FB21_Pos) /*!< 0x00200000 */
4687 #define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk /*!<Filter bit 21 */
4688 #define CAN_F7R2_FB22_Pos (22U)
4689 #define CAN_F7R2_FB22_Msk (0x1U << CAN_F7R2_FB22_Pos) /*!< 0x00400000 */
4690 #define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk /*!<Filter bit 22 */
4691 #define CAN_F7R2_FB23_Pos (23U)
4692 #define CAN_F7R2_FB23_Msk (0x1U << CAN_F7R2_FB23_Pos) /*!< 0x00800000 */
4693 #define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk /*!<Filter bit 23 */
4694 #define CAN_F7R2_FB24_Pos (24U)
4695 #define CAN_F7R2_FB24_Msk (0x1U << CAN_F7R2_FB24_Pos) /*!< 0x01000000 */
4696 #define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk /*!<Filter bit 24 */
4697 #define CAN_F7R2_FB25_Pos (25U)
4698 #define CAN_F7R2_FB25_Msk (0x1U << CAN_F7R2_FB25_Pos) /*!< 0x02000000 */
4699 #define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk /*!<Filter bit 25 */
4700 #define CAN_F7R2_FB26_Pos (26U)
4701 #define CAN_F7R2_FB26_Msk (0x1U << CAN_F7R2_FB26_Pos) /*!< 0x04000000 */
4702 #define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk /*!<Filter bit 26 */
4703 #define CAN_F7R2_FB27_Pos (27U)
4704 #define CAN_F7R2_FB27_Msk (0x1U << CAN_F7R2_FB27_Pos) /*!< 0x08000000 */
4705 #define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk /*!<Filter bit 27 */
4706 #define CAN_F7R2_FB28_Pos (28U)
4707 #define CAN_F7R2_FB28_Msk (0x1U << CAN_F7R2_FB28_Pos) /*!< 0x10000000 */
4708 #define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk /*!<Filter bit 28 */
4709 #define CAN_F7R2_FB29_Pos (29U)
4710 #define CAN_F7R2_FB29_Msk (0x1U << CAN_F7R2_FB29_Pos) /*!< 0x20000000 */
4711 #define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk /*!<Filter bit 29 */
4712 #define CAN_F7R2_FB30_Pos (30U)
4713 #define CAN_F7R2_FB30_Msk (0x1U << CAN_F7R2_FB30_Pos) /*!< 0x40000000 */
4714 #define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk /*!<Filter bit 30 */
4715 #define CAN_F7R2_FB31_Pos (31U)
4716 #define CAN_F7R2_FB31_Msk (0x1U << CAN_F7R2_FB31_Pos) /*!< 0x80000000 */
4717 #define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk /*!<Filter bit 31 */
4718
4719 /******************* Bit definition for CAN_F8R2 register *******************/
4720 #define CAN_F8R2_FB0_Pos (0U)
4721 #define CAN_F8R2_FB0_Msk (0x1U << CAN_F8R2_FB0_Pos) /*!< 0x00000001 */
4722 #define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk /*!<Filter bit 0 */
4723 #define CAN_F8R2_FB1_Pos (1U)
4724 #define CAN_F8R2_FB1_Msk (0x1U << CAN_F8R2_FB1_Pos) /*!< 0x00000002 */
4725 #define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk /*!<Filter bit 1 */
4726 #define CAN_F8R2_FB2_Pos (2U)
4727 #define CAN_F8R2_FB2_Msk (0x1U << CAN_F8R2_FB2_Pos) /*!< 0x00000004 */
4728 #define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk /*!<Filter bit 2 */
4729 #define CAN_F8R2_FB3_Pos (3U)
4730 #define CAN_F8R2_FB3_Msk (0x1U << CAN_F8R2_FB3_Pos) /*!< 0x00000008 */
4731 #define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk /*!<Filter bit 3 */
4732 #define CAN_F8R2_FB4_Pos (4U)
4733 #define CAN_F8R2_FB4_Msk (0x1U << CAN_F8R2_FB4_Pos) /*!< 0x00000010 */
4734 #define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk /*!<Filter bit 4 */
4735 #define CAN_F8R2_FB5_Pos (5U)
4736 #define CAN_F8R2_FB5_Msk (0x1U << CAN_F8R2_FB5_Pos) /*!< 0x00000020 */
4737 #define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk /*!<Filter bit 5 */
4738 #define CAN_F8R2_FB6_Pos (6U)
4739 #define CAN_F8R2_FB6_Msk (0x1U << CAN_F8R2_FB6_Pos) /*!< 0x00000040 */
4740 #define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk /*!<Filter bit 6 */
4741 #define CAN_F8R2_FB7_Pos (7U)
4742 #define CAN_F8R2_FB7_Msk (0x1U << CAN_F8R2_FB7_Pos) /*!< 0x00000080 */
4743 #define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk /*!<Filter bit 7 */
4744 #define CAN_F8R2_FB8_Pos (8U)
4745 #define CAN_F8R2_FB8_Msk (0x1U << CAN_F8R2_FB8_Pos) /*!< 0x00000100 */
4746 #define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk /*!<Filter bit 8 */
4747 #define CAN_F8R2_FB9_Pos (9U)
4748 #define CAN_F8R2_FB9_Msk (0x1U << CAN_F8R2_FB9_Pos) /*!< 0x00000200 */
4749 #define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk /*!<Filter bit 9 */
4750 #define CAN_F8R2_FB10_Pos (10U)
4751 #define CAN_F8R2_FB10_Msk (0x1U << CAN_F8R2_FB10_Pos) /*!< 0x00000400 */
4752 #define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk /*!<Filter bit 10 */
4753 #define CAN_F8R2_FB11_Pos (11U)
4754 #define CAN_F8R2_FB11_Msk (0x1U << CAN_F8R2_FB11_Pos) /*!< 0x00000800 */
4755 #define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk /*!<Filter bit 11 */
4756 #define CAN_F8R2_FB12_Pos (12U)
4757 #define CAN_F8R2_FB12_Msk (0x1U << CAN_F8R2_FB12_Pos) /*!< 0x00001000 */
4758 #define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk /*!<Filter bit 12 */
4759 #define CAN_F8R2_FB13_Pos (13U)
4760 #define CAN_F8R2_FB13_Msk (0x1U << CAN_F8R2_FB13_Pos) /*!< 0x00002000 */
4761 #define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk /*!<Filter bit 13 */
4762 #define CAN_F8R2_FB14_Pos (14U)
4763 #define CAN_F8R2_FB14_Msk (0x1U << CAN_F8R2_FB14_Pos) /*!< 0x00004000 */
4764 #define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk /*!<Filter bit 14 */
4765 #define CAN_F8R2_FB15_Pos (15U)
4766 #define CAN_F8R2_FB15_Msk (0x1U << CAN_F8R2_FB15_Pos) /*!< 0x00008000 */
4767 #define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk /*!<Filter bit 15 */
4768 #define CAN_F8R2_FB16_Pos (16U)
4769 #define CAN_F8R2_FB16_Msk (0x1U << CAN_F8R2_FB16_Pos) /*!< 0x00010000 */
4770 #define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk /*!<Filter bit 16 */
4771 #define CAN_F8R2_FB17_Pos (17U)
4772 #define CAN_F8R2_FB17_Msk (0x1U << CAN_F8R2_FB17_Pos) /*!< 0x00020000 */
4773 #define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk /*!<Filter bit 17 */
4774 #define CAN_F8R2_FB18_Pos (18U)
4775 #define CAN_F8R2_FB18_Msk (0x1U << CAN_F8R2_FB18_Pos) /*!< 0x00040000 */
4776 #define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk /*!<Filter bit 18 */
4777 #define CAN_F8R2_FB19_Pos (19U)
4778 #define CAN_F8R2_FB19_Msk (0x1U << CAN_F8R2_FB19_Pos) /*!< 0x00080000 */
4779 #define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk /*!<Filter bit 19 */
4780 #define CAN_F8R2_FB20_Pos (20U)
4781 #define CAN_F8R2_FB20_Msk (0x1U << CAN_F8R2_FB20_Pos) /*!< 0x00100000 */
4782 #define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk /*!<Filter bit 20 */
4783 #define CAN_F8R2_FB21_Pos (21U)
4784 #define CAN_F8R2_FB21_Msk (0x1U << CAN_F8R2_FB21_Pos) /*!< 0x00200000 */
4785 #define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk /*!<Filter bit 21 */
4786 #define CAN_F8R2_FB22_Pos (22U)
4787 #define CAN_F8R2_FB22_Msk (0x1U << CAN_F8R2_FB22_Pos) /*!< 0x00400000 */
4788 #define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk /*!<Filter bit 22 */
4789 #define CAN_F8R2_FB23_Pos (23U)
4790 #define CAN_F8R2_FB23_Msk (0x1U << CAN_F8R2_FB23_Pos) /*!< 0x00800000 */
4791 #define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk /*!<Filter bit 23 */
4792 #define CAN_F8R2_FB24_Pos (24U)
4793 #define CAN_F8R2_FB24_Msk (0x1U << CAN_F8R2_FB24_Pos) /*!< 0x01000000 */
4794 #define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk /*!<Filter bit 24 */
4795 #define CAN_F8R2_FB25_Pos (25U)
4796 #define CAN_F8R2_FB25_Msk (0x1U << CAN_F8R2_FB25_Pos) /*!< 0x02000000 */
4797 #define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk /*!<Filter bit 25 */
4798 #define CAN_F8R2_FB26_Pos (26U)
4799 #define CAN_F8R2_FB26_Msk (0x1U << CAN_F8R2_FB26_Pos) /*!< 0x04000000 */
4800 #define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk /*!<Filter bit 26 */
4801 #define CAN_F8R2_FB27_Pos (27U)
4802 #define CAN_F8R2_FB27_Msk (0x1U << CAN_F8R2_FB27_Pos) /*!< 0x08000000 */
4803 #define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk /*!<Filter bit 27 */
4804 #define CAN_F8R2_FB28_Pos (28U)
4805 #define CAN_F8R2_FB28_Msk (0x1U << CAN_F8R2_FB28_Pos) /*!< 0x10000000 */
4806 #define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk /*!<Filter bit 28 */
4807 #define CAN_F8R2_FB29_Pos (29U)
4808 #define CAN_F8R2_FB29_Msk (0x1U << CAN_F8R2_FB29_Pos) /*!< 0x20000000 */
4809 #define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk /*!<Filter bit 29 */
4810 #define CAN_F8R2_FB30_Pos (30U)
4811 #define CAN_F8R2_FB30_Msk (0x1U << CAN_F8R2_FB30_Pos) /*!< 0x40000000 */
4812 #define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk /*!<Filter bit 30 */
4813 #define CAN_F8R2_FB31_Pos (31U)
4814 #define CAN_F8R2_FB31_Msk (0x1U << CAN_F8R2_FB31_Pos) /*!< 0x80000000 */
4815 #define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk /*!<Filter bit 31 */
4816
4817 /******************* Bit definition for CAN_F9R2 register *******************/
4818 #define CAN_F9R2_FB0_Pos (0U)
4819 #define CAN_F9R2_FB0_Msk (0x1U << CAN_F9R2_FB0_Pos) /*!< 0x00000001 */
4820 #define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk /*!<Filter bit 0 */
4821 #define CAN_F9R2_FB1_Pos (1U)
4822 #define CAN_F9R2_FB1_Msk (0x1U << CAN_F9R2_FB1_Pos) /*!< 0x00000002 */
4823 #define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk /*!<Filter bit 1 */
4824 #define CAN_F9R2_FB2_Pos (2U)
4825 #define CAN_F9R2_FB2_Msk (0x1U << CAN_F9R2_FB2_Pos) /*!< 0x00000004 */
4826 #define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk /*!<Filter bit 2 */
4827 #define CAN_F9R2_FB3_Pos (3U)
4828 #define CAN_F9R2_FB3_Msk (0x1U << CAN_F9R2_FB3_Pos) /*!< 0x00000008 */
4829 #define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk /*!<Filter bit 3 */
4830 #define CAN_F9R2_FB4_Pos (4U)
4831 #define CAN_F9R2_FB4_Msk (0x1U << CAN_F9R2_FB4_Pos) /*!< 0x00000010 */
4832 #define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk /*!<Filter bit 4 */
4833 #define CAN_F9R2_FB5_Pos (5U)
4834 #define CAN_F9R2_FB5_Msk (0x1U << CAN_F9R2_FB5_Pos) /*!< 0x00000020 */
4835 #define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk /*!<Filter bit 5 */
4836 #define CAN_F9R2_FB6_Pos (6U)
4837 #define CAN_F9R2_FB6_Msk (0x1U << CAN_F9R2_FB6_Pos) /*!< 0x00000040 */
4838 #define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk /*!<Filter bit 6 */
4839 #define CAN_F9R2_FB7_Pos (7U)
4840 #define CAN_F9R2_FB7_Msk (0x1U << CAN_F9R2_FB7_Pos) /*!< 0x00000080 */
4841 #define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk /*!<Filter bit 7 */
4842 #define CAN_F9R2_FB8_Pos (8U)
4843 #define CAN_F9R2_FB8_Msk (0x1U << CAN_F9R2_FB8_Pos) /*!< 0x00000100 */
4844 #define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk /*!<Filter bit 8 */
4845 #define CAN_F9R2_FB9_Pos (9U)
4846 #define CAN_F9R2_FB9_Msk (0x1U << CAN_F9R2_FB9_Pos) /*!< 0x00000200 */
4847 #define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk /*!<Filter bit 9 */
4848 #define CAN_F9R2_FB10_Pos (10U)
4849 #define CAN_F9R2_FB10_Msk (0x1U << CAN_F9R2_FB10_Pos) /*!< 0x00000400 */
4850 #define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk /*!<Filter bit 10 */
4851 #define CAN_F9R2_FB11_Pos (11U)
4852 #define CAN_F9R2_FB11_Msk (0x1U << CAN_F9R2_FB11_Pos) /*!< 0x00000800 */
4853 #define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk /*!<Filter bit 11 */
4854 #define CAN_F9R2_FB12_Pos (12U)
4855 #define CAN_F9R2_FB12_Msk (0x1U << CAN_F9R2_FB12_Pos) /*!< 0x00001000 */
4856 #define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk /*!<Filter bit 12 */
4857 #define CAN_F9R2_FB13_Pos (13U)
4858 #define CAN_F9R2_FB13_Msk (0x1U << CAN_F9R2_FB13_Pos) /*!< 0x00002000 */
4859 #define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk /*!<Filter bit 13 */
4860 #define CAN_F9R2_FB14_Pos (14U)
4861 #define CAN_F9R2_FB14_Msk (0x1U << CAN_F9R2_FB14_Pos) /*!< 0x00004000 */
4862 #define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk /*!<Filter bit 14 */
4863 #define CAN_F9R2_FB15_Pos (15U)
4864 #define CAN_F9R2_FB15_Msk (0x1U << CAN_F9R2_FB15_Pos) /*!< 0x00008000 */
4865 #define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk /*!<Filter bit 15 */
4866 #define CAN_F9R2_FB16_Pos (16U)
4867 #define CAN_F9R2_FB16_Msk (0x1U << CAN_F9R2_FB16_Pos) /*!< 0x00010000 */
4868 #define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk /*!<Filter bit 16 */
4869 #define CAN_F9R2_FB17_Pos (17U)
4870 #define CAN_F9R2_FB17_Msk (0x1U << CAN_F9R2_FB17_Pos) /*!< 0x00020000 */
4871 #define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk /*!<Filter bit 17 */
4872 #define CAN_F9R2_FB18_Pos (18U)
4873 #define CAN_F9R2_FB18_Msk (0x1U << CAN_F9R2_FB18_Pos) /*!< 0x00040000 */
4874 #define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk /*!<Filter bit 18 */
4875 #define CAN_F9R2_FB19_Pos (19U)
4876 #define CAN_F9R2_FB19_Msk (0x1U << CAN_F9R2_FB19_Pos) /*!< 0x00080000 */
4877 #define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk /*!<Filter bit 19 */
4878 #define CAN_F9R2_FB20_Pos (20U)
4879 #define CAN_F9R2_FB20_Msk (0x1U << CAN_F9R2_FB20_Pos) /*!< 0x00100000 */
4880 #define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk /*!<Filter bit 20 */
4881 #define CAN_F9R2_FB21_Pos (21U)
4882 #define CAN_F9R2_FB21_Msk (0x1U << CAN_F9R2_FB21_Pos) /*!< 0x00200000 */
4883 #define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk /*!<Filter bit 21 */
4884 #define CAN_F9R2_FB22_Pos (22U)
4885 #define CAN_F9R2_FB22_Msk (0x1U << CAN_F9R2_FB22_Pos) /*!< 0x00400000 */
4886 #define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk /*!<Filter bit 22 */
4887 #define CAN_F9R2_FB23_Pos (23U)
4888 #define CAN_F9R2_FB23_Msk (0x1U << CAN_F9R2_FB23_Pos) /*!< 0x00800000 */
4889 #define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk /*!<Filter bit 23 */
4890 #define CAN_F9R2_FB24_Pos (24U)
4891 #define CAN_F9R2_FB24_Msk (0x1U << CAN_F9R2_FB24_Pos) /*!< 0x01000000 */
4892 #define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk /*!<Filter bit 24 */
4893 #define CAN_F9R2_FB25_Pos (25U)
4894 #define CAN_F9R2_FB25_Msk (0x1U << CAN_F9R2_FB25_Pos) /*!< 0x02000000 */
4895 #define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk /*!<Filter bit 25 */
4896 #define CAN_F9R2_FB26_Pos (26U)
4897 #define CAN_F9R2_FB26_Msk (0x1U << CAN_F9R2_FB26_Pos) /*!< 0x04000000 */
4898 #define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk /*!<Filter bit 26 */
4899 #define CAN_F9R2_FB27_Pos (27U)
4900 #define CAN_F9R2_FB27_Msk (0x1U << CAN_F9R2_FB27_Pos) /*!< 0x08000000 */
4901 #define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk /*!<Filter bit 27 */
4902 #define CAN_F9R2_FB28_Pos (28U)
4903 #define CAN_F9R2_FB28_Msk (0x1U << CAN_F9R2_FB28_Pos) /*!< 0x10000000 */
4904 #define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk /*!<Filter bit 28 */
4905 #define CAN_F9R2_FB29_Pos (29U)
4906 #define CAN_F9R2_FB29_Msk (0x1U << CAN_F9R2_FB29_Pos) /*!< 0x20000000 */
4907 #define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk /*!<Filter bit 29 */
4908 #define CAN_F9R2_FB30_Pos (30U)
4909 #define CAN_F9R2_FB30_Msk (0x1U << CAN_F9R2_FB30_Pos) /*!< 0x40000000 */
4910 #define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk /*!<Filter bit 30 */
4911 #define CAN_F9R2_FB31_Pos (31U)
4912 #define CAN_F9R2_FB31_Msk (0x1U << CAN_F9R2_FB31_Pos) /*!< 0x80000000 */
4913 #define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk /*!<Filter bit 31 */
4914
4915 /******************* Bit definition for CAN_F10R2 register ******************/
4916 #define CAN_F10R2_FB0_Pos (0U)
4917 #define CAN_F10R2_FB0_Msk (0x1U << CAN_F10R2_FB0_Pos) /*!< 0x00000001 */
4918 #define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk /*!<Filter bit 0 */
4919 #define CAN_F10R2_FB1_Pos (1U)
4920 #define CAN_F10R2_FB1_Msk (0x1U << CAN_F10R2_FB1_Pos) /*!< 0x00000002 */
4921 #define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk /*!<Filter bit 1 */
4922 #define CAN_F10R2_FB2_Pos (2U)
4923 #define CAN_F10R2_FB2_Msk (0x1U << CAN_F10R2_FB2_Pos) /*!< 0x00000004 */
4924 #define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk /*!<Filter bit 2 */
4925 #define CAN_F10R2_FB3_Pos (3U)
4926 #define CAN_F10R2_FB3_Msk (0x1U << CAN_F10R2_FB3_Pos) /*!< 0x00000008 */
4927 #define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk /*!<Filter bit 3 */
4928 #define CAN_F10R2_FB4_Pos (4U)
4929 #define CAN_F10R2_FB4_Msk (0x1U << CAN_F10R2_FB4_Pos) /*!< 0x00000010 */
4930 #define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk /*!<Filter bit 4 */
4931 #define CAN_F10R2_FB5_Pos (5U)
4932 #define CAN_F10R2_FB5_Msk (0x1U << CAN_F10R2_FB5_Pos) /*!< 0x00000020 */
4933 #define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk /*!<Filter bit 5 */
4934 #define CAN_F10R2_FB6_Pos (6U)
4935 #define CAN_F10R2_FB6_Msk (0x1U << CAN_F10R2_FB6_Pos) /*!< 0x00000040 */
4936 #define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk /*!<Filter bit 6 */
4937 #define CAN_F10R2_FB7_Pos (7U)
4938 #define CAN_F10R2_FB7_Msk (0x1U << CAN_F10R2_FB7_Pos) /*!< 0x00000080 */
4939 #define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk /*!<Filter bit 7 */
4940 #define CAN_F10R2_FB8_Pos (8U)
4941 #define CAN_F10R2_FB8_Msk (0x1U << CAN_F10R2_FB8_Pos) /*!< 0x00000100 */
4942 #define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk /*!<Filter bit 8 */
4943 #define CAN_F10R2_FB9_Pos (9U)
4944 #define CAN_F10R2_FB9_Msk (0x1U << CAN_F10R2_FB9_Pos) /*!< 0x00000200 */
4945 #define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk /*!<Filter bit 9 */
4946 #define CAN_F10R2_FB10_Pos (10U)
4947 #define CAN_F10R2_FB10_Msk (0x1U << CAN_F10R2_FB10_Pos) /*!< 0x00000400 */
4948 #define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk /*!<Filter bit 10 */
4949 #define CAN_F10R2_FB11_Pos (11U)
4950 #define CAN_F10R2_FB11_Msk (0x1U << CAN_F10R2_FB11_Pos) /*!< 0x00000800 */
4951 #define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk /*!<Filter bit 11 */
4952 #define CAN_F10R2_FB12_Pos (12U)
4953 #define CAN_F10R2_FB12_Msk (0x1U << CAN_F10R2_FB12_Pos) /*!< 0x00001000 */
4954 #define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk /*!<Filter bit 12 */
4955 #define CAN_F10R2_FB13_Pos (13U)
4956 #define CAN_F10R2_FB13_Msk (0x1U << CAN_F10R2_FB13_Pos) /*!< 0x00002000 */
4957 #define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk /*!<Filter bit 13 */
4958 #define CAN_F10R2_FB14_Pos (14U)
4959 #define CAN_F10R2_FB14_Msk (0x1U << CAN_F10R2_FB14_Pos) /*!< 0x00004000 */
4960 #define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk /*!<Filter bit 14 */
4961 #define CAN_F10R2_FB15_Pos (15U)
4962 #define CAN_F10R2_FB15_Msk (0x1U << CAN_F10R2_FB15_Pos) /*!< 0x00008000 */
4963 #define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk /*!<Filter bit 15 */
4964 #define CAN_F10R2_FB16_Pos (16U)
4965 #define CAN_F10R2_FB16_Msk (0x1U << CAN_F10R2_FB16_Pos) /*!< 0x00010000 */
4966 #define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk /*!<Filter bit 16 */
4967 #define CAN_F10R2_FB17_Pos (17U)
4968 #define CAN_F10R2_FB17_Msk (0x1U << CAN_F10R2_FB17_Pos) /*!< 0x00020000 */
4969 #define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk /*!<Filter bit 17 */
4970 #define CAN_F10R2_FB18_Pos (18U)
4971 #define CAN_F10R2_FB18_Msk (0x1U << CAN_F10R2_FB18_Pos) /*!< 0x00040000 */
4972 #define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk /*!<Filter bit 18 */
4973 #define CAN_F10R2_FB19_Pos (19U)
4974 #define CAN_F10R2_FB19_Msk (0x1U << CAN_F10R2_FB19_Pos) /*!< 0x00080000 */
4975 #define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk /*!<Filter bit 19 */
4976 #define CAN_F10R2_FB20_Pos (20U)
4977 #define CAN_F10R2_FB20_Msk (0x1U << CAN_F10R2_FB20_Pos) /*!< 0x00100000 */
4978 #define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk /*!<Filter bit 20 */
4979 #define CAN_F10R2_FB21_Pos (21U)
4980 #define CAN_F10R2_FB21_Msk (0x1U << CAN_F10R2_FB21_Pos) /*!< 0x00200000 */
4981 #define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk /*!<Filter bit 21 */
4982 #define CAN_F10R2_FB22_Pos (22U)
4983 #define CAN_F10R2_FB22_Msk (0x1U << CAN_F10R2_FB22_Pos) /*!< 0x00400000 */
4984 #define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk /*!<Filter bit 22 */
4985 #define CAN_F10R2_FB23_Pos (23U)
4986 #define CAN_F10R2_FB23_Msk (0x1U << CAN_F10R2_FB23_Pos) /*!< 0x00800000 */
4987 #define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk /*!<Filter bit 23 */
4988 #define CAN_F10R2_FB24_Pos (24U)
4989 #define CAN_F10R2_FB24_Msk (0x1U << CAN_F10R2_FB24_Pos) /*!< 0x01000000 */
4990 #define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk /*!<Filter bit 24 */
4991 #define CAN_F10R2_FB25_Pos (25U)
4992 #define CAN_F10R2_FB25_Msk (0x1U << CAN_F10R2_FB25_Pos) /*!< 0x02000000 */
4993 #define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk /*!<Filter bit 25 */
4994 #define CAN_F10R2_FB26_Pos (26U)
4995 #define CAN_F10R2_FB26_Msk (0x1U << CAN_F10R2_FB26_Pos) /*!< 0x04000000 */
4996 #define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk /*!<Filter bit 26 */
4997 #define CAN_F10R2_FB27_Pos (27U)
4998 #define CAN_F10R2_FB27_Msk (0x1U << CAN_F10R2_FB27_Pos) /*!< 0x08000000 */
4999 #define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk /*!<Filter bit 27 */
5000 #define CAN_F10R2_FB28_Pos (28U)
5001 #define CAN_F10R2_FB28_Msk (0x1U << CAN_F10R2_FB28_Pos) /*!< 0x10000000 */
5002 #define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk /*!<Filter bit 28 */
5003 #define CAN_F10R2_FB29_Pos (29U)
5004 #define CAN_F10R2_FB29_Msk (0x1U << CAN_F10R2_FB29_Pos) /*!< 0x20000000 */
5005 #define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk /*!<Filter bit 29 */
5006 #define CAN_F10R2_FB30_Pos (30U)
5007 #define CAN_F10R2_FB30_Msk (0x1U << CAN_F10R2_FB30_Pos) /*!< 0x40000000 */
5008 #define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk /*!<Filter bit 30 */
5009 #define CAN_F10R2_FB31_Pos (31U)
5010 #define CAN_F10R2_FB31_Msk (0x1U << CAN_F10R2_FB31_Pos) /*!< 0x80000000 */
5011 #define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk /*!<Filter bit 31 */
5012
5013 /******************* Bit definition for CAN_F11R2 register ******************/
5014 #define CAN_F11R2_FB0_Pos (0U)
5015 #define CAN_F11R2_FB0_Msk (0x1U << CAN_F11R2_FB0_Pos) /*!< 0x00000001 */
5016 #define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk /*!<Filter bit 0 */
5017 #define CAN_F11R2_FB1_Pos (1U)
5018 #define CAN_F11R2_FB1_Msk (0x1U << CAN_F11R2_FB1_Pos) /*!< 0x00000002 */
5019 #define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk /*!<Filter bit 1 */
5020 #define CAN_F11R2_FB2_Pos (2U)
5021 #define CAN_F11R2_FB2_Msk (0x1U << CAN_F11R2_FB2_Pos) /*!< 0x00000004 */
5022 #define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk /*!<Filter bit 2 */
5023 #define CAN_F11R2_FB3_Pos (3U)
5024 #define CAN_F11R2_FB3_Msk (0x1U << CAN_F11R2_FB3_Pos) /*!< 0x00000008 */
5025 #define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk /*!<Filter bit 3 */
5026 #define CAN_F11R2_FB4_Pos (4U)
5027 #define CAN_F11R2_FB4_Msk (0x1U << CAN_F11R2_FB4_Pos) /*!< 0x00000010 */
5028 #define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk /*!<Filter bit 4 */
5029 #define CAN_F11R2_FB5_Pos (5U)
5030 #define CAN_F11R2_FB5_Msk (0x1U << CAN_F11R2_FB5_Pos) /*!< 0x00000020 */
5031 #define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk /*!<Filter bit 5 */
5032 #define CAN_F11R2_FB6_Pos (6U)
5033 #define CAN_F11R2_FB6_Msk (0x1U << CAN_F11R2_FB6_Pos) /*!< 0x00000040 */
5034 #define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk /*!<Filter bit 6 */
5035 #define CAN_F11R2_FB7_Pos (7U)
5036 #define CAN_F11R2_FB7_Msk (0x1U << CAN_F11R2_FB7_Pos) /*!< 0x00000080 */
5037 #define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk /*!<Filter bit 7 */
5038 #define CAN_F11R2_FB8_Pos (8U)
5039 #define CAN_F11R2_FB8_Msk (0x1U << CAN_F11R2_FB8_Pos) /*!< 0x00000100 */
5040 #define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk /*!<Filter bit 8 */
5041 #define CAN_F11R2_FB9_Pos (9U)
5042 #define CAN_F11R2_FB9_Msk (0x1U << CAN_F11R2_FB9_Pos) /*!< 0x00000200 */
5043 #define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk /*!<Filter bit 9 */
5044 #define CAN_F11R2_FB10_Pos (10U)
5045 #define CAN_F11R2_FB10_Msk (0x1U << CAN_F11R2_FB10_Pos) /*!< 0x00000400 */
5046 #define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk /*!<Filter bit 10 */
5047 #define CAN_F11R2_FB11_Pos (11U)
5048 #define CAN_F11R2_FB11_Msk (0x1U << CAN_F11R2_FB11_Pos) /*!< 0x00000800 */
5049 #define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk /*!<Filter bit 11 */
5050 #define CAN_F11R2_FB12_Pos (12U)
5051 #define CAN_F11R2_FB12_Msk (0x1U << CAN_F11R2_FB12_Pos) /*!< 0x00001000 */
5052 #define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk /*!<Filter bit 12 */
5053 #define CAN_F11R2_FB13_Pos (13U)
5054 #define CAN_F11R2_FB13_Msk (0x1U << CAN_F11R2_FB13_Pos) /*!< 0x00002000 */
5055 #define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk /*!<Filter bit 13 */
5056 #define CAN_F11R2_FB14_Pos (14U)
5057 #define CAN_F11R2_FB14_Msk (0x1U << CAN_F11R2_FB14_Pos) /*!< 0x00004000 */
5058 #define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk /*!<Filter bit 14 */
5059 #define CAN_F11R2_FB15_Pos (15U)
5060 #define CAN_F11R2_FB15_Msk (0x1U << CAN_F11R2_FB15_Pos) /*!< 0x00008000 */
5061 #define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk /*!<Filter bit 15 */
5062 #define CAN_F11R2_FB16_Pos (16U)
5063 #define CAN_F11R2_FB16_Msk (0x1U << CAN_F11R2_FB16_Pos) /*!< 0x00010000 */
5064 #define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk /*!<Filter bit 16 */
5065 #define CAN_F11R2_FB17_Pos (17U)
5066 #define CAN_F11R2_FB17_Msk (0x1U << CAN_F11R2_FB17_Pos) /*!< 0x00020000 */
5067 #define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk /*!<Filter bit 17 */
5068 #define CAN_F11R2_FB18_Pos (18U)
5069 #define CAN_F11R2_FB18_Msk (0x1U << CAN_F11R2_FB18_Pos) /*!< 0x00040000 */
5070 #define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk /*!<Filter bit 18 */
5071 #define CAN_F11R2_FB19_Pos (19U)
5072 #define CAN_F11R2_FB19_Msk (0x1U << CAN_F11R2_FB19_Pos) /*!< 0x00080000 */
5073 #define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk /*!<Filter bit 19 */
5074 #define CAN_F11R2_FB20_Pos (20U)
5075 #define CAN_F11R2_FB20_Msk (0x1U << CAN_F11R2_FB20_Pos) /*!< 0x00100000 */
5076 #define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk /*!<Filter bit 20 */
5077 #define CAN_F11R2_FB21_Pos (21U)
5078 #define CAN_F11R2_FB21_Msk (0x1U << CAN_F11R2_FB21_Pos) /*!< 0x00200000 */
5079 #define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk /*!<Filter bit 21 */
5080 #define CAN_F11R2_FB22_Pos (22U)
5081 #define CAN_F11R2_FB22_Msk (0x1U << CAN_F11R2_FB22_Pos) /*!< 0x00400000 */
5082 #define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk /*!<Filter bit 22 */
5083 #define CAN_F11R2_FB23_Pos (23U)
5084 #define CAN_F11R2_FB23_Msk (0x1U << CAN_F11R2_FB23_Pos) /*!< 0x00800000 */
5085 #define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk /*!<Filter bit 23 */
5086 #define CAN_F11R2_FB24_Pos (24U)
5087 #define CAN_F11R2_FB24_Msk (0x1U << CAN_F11R2_FB24_Pos) /*!< 0x01000000 */
5088 #define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk /*!<Filter bit 24 */
5089 #define CAN_F11R2_FB25_Pos (25U)
5090 #define CAN_F11R2_FB25_Msk (0x1U << CAN_F11R2_FB25_Pos) /*!< 0x02000000 */
5091 #define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk /*!<Filter bit 25 */
5092 #define CAN_F11R2_FB26_Pos (26U)
5093 #define CAN_F11R2_FB26_Msk (0x1U << CAN_F11R2_FB26_Pos) /*!< 0x04000000 */
5094 #define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk /*!<Filter bit 26 */
5095 #define CAN_F11R2_FB27_Pos (27U)
5096 #define CAN_F11R2_FB27_Msk (0x1U << CAN_F11R2_FB27_Pos) /*!< 0x08000000 */
5097 #define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk /*!<Filter bit 27 */
5098 #define CAN_F11R2_FB28_Pos (28U)
5099 #define CAN_F11R2_FB28_Msk (0x1U << CAN_F11R2_FB28_Pos) /*!< 0x10000000 */
5100 #define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk /*!<Filter bit 28 */
5101 #define CAN_F11R2_FB29_Pos (29U)
5102 #define CAN_F11R2_FB29_Msk (0x1U << CAN_F11R2_FB29_Pos) /*!< 0x20000000 */
5103 #define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk /*!<Filter bit 29 */
5104 #define CAN_F11R2_FB30_Pos (30U)
5105 #define CAN_F11R2_FB30_Msk (0x1U << CAN_F11R2_FB30_Pos) /*!< 0x40000000 */
5106 #define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk /*!<Filter bit 30 */
5107 #define CAN_F11R2_FB31_Pos (31U)
5108 #define CAN_F11R2_FB31_Msk (0x1U << CAN_F11R2_FB31_Pos) /*!< 0x80000000 */
5109 #define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk /*!<Filter bit 31 */
5110
5111 /******************* Bit definition for CAN_F12R2 register ******************/
5112 #define CAN_F12R2_FB0_Pos (0U)
5113 #define CAN_F12R2_FB0_Msk (0x1U << CAN_F12R2_FB0_Pos) /*!< 0x00000001 */
5114 #define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk /*!<Filter bit 0 */
5115 #define CAN_F12R2_FB1_Pos (1U)
5116 #define CAN_F12R2_FB1_Msk (0x1U << CAN_F12R2_FB1_Pos) /*!< 0x00000002 */
5117 #define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk /*!<Filter bit 1 */
5118 #define CAN_F12R2_FB2_Pos (2U)
5119 #define CAN_F12R2_FB2_Msk (0x1U << CAN_F12R2_FB2_Pos) /*!< 0x00000004 */
5120 #define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk /*!<Filter bit 2 */
5121 #define CAN_F12R2_FB3_Pos (3U)
5122 #define CAN_F12R2_FB3_Msk (0x1U << CAN_F12R2_FB3_Pos) /*!< 0x00000008 */
5123 #define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk /*!<Filter bit 3 */
5124 #define CAN_F12R2_FB4_Pos (4U)
5125 #define CAN_F12R2_FB4_Msk (0x1U << CAN_F12R2_FB4_Pos) /*!< 0x00000010 */
5126 #define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk /*!<Filter bit 4 */
5127 #define CAN_F12R2_FB5_Pos (5U)
5128 #define CAN_F12R2_FB5_Msk (0x1U << CAN_F12R2_FB5_Pos) /*!< 0x00000020 */
5129 #define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk /*!<Filter bit 5 */
5130 #define CAN_F12R2_FB6_Pos (6U)
5131 #define CAN_F12R2_FB6_Msk (0x1U << CAN_F12R2_FB6_Pos) /*!< 0x00000040 */
5132 #define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk /*!<Filter bit 6 */
5133 #define CAN_F12R2_FB7_Pos (7U)
5134 #define CAN_F12R2_FB7_Msk (0x1U << CAN_F12R2_FB7_Pos) /*!< 0x00000080 */
5135 #define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk /*!<Filter bit 7 */
5136 #define CAN_F12R2_FB8_Pos (8U)
5137 #define CAN_F12R2_FB8_Msk (0x1U << CAN_F12R2_FB8_Pos) /*!< 0x00000100 */
5138 #define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk /*!<Filter bit 8 */
5139 #define CAN_F12R2_FB9_Pos (9U)
5140 #define CAN_F12R2_FB9_Msk (0x1U << CAN_F12R2_FB9_Pos) /*!< 0x00000200 */
5141 #define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk /*!<Filter bit 9 */
5142 #define CAN_F12R2_FB10_Pos (10U)
5143 #define CAN_F12R2_FB10_Msk (0x1U << CAN_F12R2_FB10_Pos) /*!< 0x00000400 */
5144 #define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk /*!<Filter bit 10 */
5145 #define CAN_F12R2_FB11_Pos (11U)
5146 #define CAN_F12R2_FB11_Msk (0x1U << CAN_F12R2_FB11_Pos) /*!< 0x00000800 */
5147 #define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk /*!<Filter bit 11 */
5148 #define CAN_F12R2_FB12_Pos (12U)
5149 #define CAN_F12R2_FB12_Msk (0x1U << CAN_F12R2_FB12_Pos) /*!< 0x00001000 */
5150 #define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk /*!<Filter bit 12 */
5151 #define CAN_F12R2_FB13_Pos (13U)
5152 #define CAN_F12R2_FB13_Msk (0x1U << CAN_F12R2_FB13_Pos) /*!< 0x00002000 */
5153 #define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk /*!<Filter bit 13 */
5154 #define CAN_F12R2_FB14_Pos (14U)
5155 #define CAN_F12R2_FB14_Msk (0x1U << CAN_F12R2_FB14_Pos) /*!< 0x00004000 */
5156 #define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk /*!<Filter bit 14 */
5157 #define CAN_F12R2_FB15_Pos (15U)
5158 #define CAN_F12R2_FB15_Msk (0x1U << CAN_F12R2_FB15_Pos) /*!< 0x00008000 */
5159 #define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk /*!<Filter bit 15 */
5160 #define CAN_F12R2_FB16_Pos (16U)
5161 #define CAN_F12R2_FB16_Msk (0x1U << CAN_F12R2_FB16_Pos) /*!< 0x00010000 */
5162 #define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk /*!<Filter bit 16 */
5163 #define CAN_F12R2_FB17_Pos (17U)
5164 #define CAN_F12R2_FB17_Msk (0x1U << CAN_F12R2_FB17_Pos) /*!< 0x00020000 */
5165 #define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk /*!<Filter bit 17 */
5166 #define CAN_F12R2_FB18_Pos (18U)
5167 #define CAN_F12R2_FB18_Msk (0x1U << CAN_F12R2_FB18_Pos) /*!< 0x00040000 */
5168 #define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk /*!<Filter bit 18 */
5169 #define CAN_F12R2_FB19_Pos (19U)
5170 #define CAN_F12R2_FB19_Msk (0x1U << CAN_F12R2_FB19_Pos) /*!< 0x00080000 */
5171 #define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk /*!<Filter bit 19 */
5172 #define CAN_F12R2_FB20_Pos (20U)
5173 #define CAN_F12R2_FB20_Msk (0x1U << CAN_F12R2_FB20_Pos) /*!< 0x00100000 */
5174 #define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk /*!<Filter bit 20 */
5175 #define CAN_F12R2_FB21_Pos (21U)
5176 #define CAN_F12R2_FB21_Msk (0x1U << CAN_F12R2_FB21_Pos) /*!< 0x00200000 */
5177 #define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk /*!<Filter bit 21 */
5178 #define CAN_F12R2_FB22_Pos (22U)
5179 #define CAN_F12R2_FB22_Msk (0x1U << CAN_F12R2_FB22_Pos) /*!< 0x00400000 */
5180 #define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk /*!<Filter bit 22 */
5181 #define CAN_F12R2_FB23_Pos (23U)
5182 #define CAN_F12R2_FB23_Msk (0x1U << CAN_F12R2_FB23_Pos) /*!< 0x00800000 */
5183 #define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk /*!<Filter bit 23 */
5184 #define CAN_F12R2_FB24_Pos (24U)
5185 #define CAN_F12R2_FB24_Msk (0x1U << CAN_F12R2_FB24_Pos) /*!< 0x01000000 */
5186 #define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk /*!<Filter bit 24 */
5187 #define CAN_F12R2_FB25_Pos (25U)
5188 #define CAN_F12R2_FB25_Msk (0x1U << CAN_F12R2_FB25_Pos) /*!< 0x02000000 */
5189 #define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk /*!<Filter bit 25 */
5190 #define CAN_F12R2_FB26_Pos (26U)
5191 #define CAN_F12R2_FB26_Msk (0x1U << CAN_F12R2_FB26_Pos) /*!< 0x04000000 */
5192 #define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk /*!<Filter bit 26 */
5193 #define CAN_F12R2_FB27_Pos (27U)
5194 #define CAN_F12R2_FB27_Msk (0x1U << CAN_F12R2_FB27_Pos) /*!< 0x08000000 */
5195 #define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk /*!<Filter bit 27 */
5196 #define CAN_F12R2_FB28_Pos (28U)
5197 #define CAN_F12R2_FB28_Msk (0x1U << CAN_F12R2_FB28_Pos) /*!< 0x10000000 */
5198 #define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk /*!<Filter bit 28 */
5199 #define CAN_F12R2_FB29_Pos (29U)
5200 #define CAN_F12R2_FB29_Msk (0x1U << CAN_F12R2_FB29_Pos) /*!< 0x20000000 */
5201 #define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk /*!<Filter bit 29 */
5202 #define CAN_F12R2_FB30_Pos (30U)
5203 #define CAN_F12R2_FB30_Msk (0x1U << CAN_F12R2_FB30_Pos) /*!< 0x40000000 */
5204 #define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk /*!<Filter bit 30 */
5205 #define CAN_F12R2_FB31_Pos (31U)
5206 #define CAN_F12R2_FB31_Msk (0x1U << CAN_F12R2_FB31_Pos) /*!< 0x80000000 */
5207 #define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk /*!<Filter bit 31 */
5208
5209 /******************* Bit definition for CAN_F13R2 register ******************/
5210 #define CAN_F13R2_FB0_Pos (0U)
5211 #define CAN_F13R2_FB0_Msk (0x1U << CAN_F13R2_FB0_Pos) /*!< 0x00000001 */
5212 #define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk /*!<Filter bit 0 */
5213 #define CAN_F13R2_FB1_Pos (1U)
5214 #define CAN_F13R2_FB1_Msk (0x1U << CAN_F13R2_FB1_Pos) /*!< 0x00000002 */
5215 #define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk /*!<Filter bit 1 */
5216 #define CAN_F13R2_FB2_Pos (2U)
5217 #define CAN_F13R2_FB2_Msk (0x1U << CAN_F13R2_FB2_Pos) /*!< 0x00000004 */
5218 #define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk /*!<Filter bit 2 */
5219 #define CAN_F13R2_FB3_Pos (3U)
5220 #define CAN_F13R2_FB3_Msk (0x1U << CAN_F13R2_FB3_Pos) /*!< 0x00000008 */
5221 #define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk /*!<Filter bit 3 */
5222 #define CAN_F13R2_FB4_Pos (4U)
5223 #define CAN_F13R2_FB4_Msk (0x1U << CAN_F13R2_FB4_Pos) /*!< 0x00000010 */
5224 #define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk /*!<Filter bit 4 */
5225 #define CAN_F13R2_FB5_Pos (5U)
5226 #define CAN_F13R2_FB5_Msk (0x1U << CAN_F13R2_FB5_Pos) /*!< 0x00000020 */
5227 #define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk /*!<Filter bit 5 */
5228 #define CAN_F13R2_FB6_Pos (6U)
5229 #define CAN_F13R2_FB6_Msk (0x1U << CAN_F13R2_FB6_Pos) /*!< 0x00000040 */
5230 #define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk /*!<Filter bit 6 */
5231 #define CAN_F13R2_FB7_Pos (7U)
5232 #define CAN_F13R2_FB7_Msk (0x1U << CAN_F13R2_FB7_Pos) /*!< 0x00000080 */
5233 #define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk /*!<Filter bit 7 */
5234 #define CAN_F13R2_FB8_Pos (8U)
5235 #define CAN_F13R2_FB8_Msk (0x1U << CAN_F13R2_FB8_Pos) /*!< 0x00000100 */
5236 #define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk /*!<Filter bit 8 */
5237 #define CAN_F13R2_FB9_Pos (9U)
5238 #define CAN_F13R2_FB9_Msk (0x1U << CAN_F13R2_FB9_Pos) /*!< 0x00000200 */
5239 #define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk /*!<Filter bit 9 */
5240 #define CAN_F13R2_FB10_Pos (10U)
5241 #define CAN_F13R2_FB10_Msk (0x1U << CAN_F13R2_FB10_Pos) /*!< 0x00000400 */
5242 #define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk /*!<Filter bit 10 */
5243 #define CAN_F13R2_FB11_Pos (11U)
5244 #define CAN_F13R2_FB11_Msk (0x1U << CAN_F13R2_FB11_Pos) /*!< 0x00000800 */
5245 #define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk /*!<Filter bit 11 */
5246 #define CAN_F13R2_FB12_Pos (12U)
5247 #define CAN_F13R2_FB12_Msk (0x1U << CAN_F13R2_FB12_Pos) /*!< 0x00001000 */
5248 #define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk /*!<Filter bit 12 */
5249 #define CAN_F13R2_FB13_Pos (13U)
5250 #define CAN_F13R2_FB13_Msk (0x1U << CAN_F13R2_FB13_Pos) /*!< 0x00002000 */
5251 #define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk /*!<Filter bit 13 */
5252 #define CAN_F13R2_FB14_Pos (14U)
5253 #define CAN_F13R2_FB14_Msk (0x1U << CAN_F13R2_FB14_Pos) /*!< 0x00004000 */
5254 #define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk /*!<Filter bit 14 */
5255 #define CAN_F13R2_FB15_Pos (15U)
5256 #define CAN_F13R2_FB15_Msk (0x1U << CAN_F13R2_FB15_Pos) /*!< 0x00008000 */
5257 #define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk /*!<Filter bit 15 */
5258 #define CAN_F13R2_FB16_Pos (16U)
5259 #define CAN_F13R2_FB16_Msk (0x1U << CAN_F13R2_FB16_Pos) /*!< 0x00010000 */
5260 #define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk /*!<Filter bit 16 */
5261 #define CAN_F13R2_FB17_Pos (17U)
5262 #define CAN_F13R2_FB17_Msk (0x1U << CAN_F13R2_FB17_Pos) /*!< 0x00020000 */
5263 #define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk /*!<Filter bit 17 */
5264 #define CAN_F13R2_FB18_Pos (18U)
5265 #define CAN_F13R2_FB18_Msk (0x1U << CAN_F13R2_FB18_Pos) /*!< 0x00040000 */
5266 #define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk /*!<Filter bit 18 */
5267 #define CAN_F13R2_FB19_Pos (19U)
5268 #define CAN_F13R2_FB19_Msk (0x1U << CAN_F13R2_FB19_Pos) /*!< 0x00080000 */
5269 #define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk /*!<Filter bit 19 */
5270 #define CAN_F13R2_FB20_Pos (20U)
5271 #define CAN_F13R2_FB20_Msk (0x1U << CAN_F13R2_FB20_Pos) /*!< 0x00100000 */
5272 #define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk /*!<Filter bit 20 */
5273 #define CAN_F13R2_FB21_Pos (21U)
5274 #define CAN_F13R2_FB21_Msk (0x1U << CAN_F13R2_FB21_Pos) /*!< 0x00200000 */
5275 #define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk /*!<Filter bit 21 */
5276 #define CAN_F13R2_FB22_Pos (22U)
5277 #define CAN_F13R2_FB22_Msk (0x1U << CAN_F13R2_FB22_Pos) /*!< 0x00400000 */
5278 #define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk /*!<Filter bit 22 */
5279 #define CAN_F13R2_FB23_Pos (23U)
5280 #define CAN_F13R2_FB23_Msk (0x1U << CAN_F13R2_FB23_Pos) /*!< 0x00800000 */
5281 #define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk /*!<Filter bit 23 */
5282 #define CAN_F13R2_FB24_Pos (24U)
5283 #define CAN_F13R2_FB24_Msk (0x1U << CAN_F13R2_FB24_Pos) /*!< 0x01000000 */
5284 #define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk /*!<Filter bit 24 */
5285 #define CAN_F13R2_FB25_Pos (25U)
5286 #define CAN_F13R2_FB25_Msk (0x1U << CAN_F13R2_FB25_Pos) /*!< 0x02000000 */
5287 #define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk /*!<Filter bit 25 */
5288 #define CAN_F13R2_FB26_Pos (26U)
5289 #define CAN_F13R2_FB26_Msk (0x1U << CAN_F13R2_FB26_Pos) /*!< 0x04000000 */
5290 #define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk /*!<Filter bit 26 */
5291 #define CAN_F13R2_FB27_Pos (27U)
5292 #define CAN_F13R2_FB27_Msk (0x1U << CAN_F13R2_FB27_Pos) /*!< 0x08000000 */
5293 #define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk /*!<Filter bit 27 */
5294 #define CAN_F13R2_FB28_Pos (28U)
5295 #define CAN_F13R2_FB28_Msk (0x1U << CAN_F13R2_FB28_Pos) /*!< 0x10000000 */
5296 #define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk /*!<Filter bit 28 */
5297 #define CAN_F13R2_FB29_Pos (29U)
5298 #define CAN_F13R2_FB29_Msk (0x1U << CAN_F13R2_FB29_Pos) /*!< 0x20000000 */
5299 #define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk /*!<Filter bit 29 */
5300 #define CAN_F13R2_FB30_Pos (30U)
5301 #define CAN_F13R2_FB30_Msk (0x1U << CAN_F13R2_FB30_Pos) /*!< 0x40000000 */
5302 #define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk /*!<Filter bit 30 */
5303 #define CAN_F13R2_FB31_Pos (31U)
5304 #define CAN_F13R2_FB31_Msk (0x1U << CAN_F13R2_FB31_Pos) /*!< 0x80000000 */
5305 #define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk /*!<Filter bit 31 */
5306
5307 /******************************************************************************/
5308 /* */
5309 /* CRC calculation unit */
5310 /* */
5311 /******************************************************************************/
5312 /******************* Bit definition for CRC_DR register *********************/
5313 #define CRC_DR_DR_Pos (0U)
5314 #define CRC_DR_DR_Msk (0xFFFFFFFFU << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
5315 #define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */
5316
5317
5318 /******************* Bit definition for CRC_IDR register ********************/
5319 #define CRC_IDR_IDR_Pos (0U)
5320 #define CRC_IDR_IDR_Msk (0xFFU << CRC_IDR_IDR_Pos) /*!< 0x000000FF */
5321 #define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bit data register bits */
5322
5323
5324 /******************** Bit definition for CRC_CR register ********************/
5325 #define CRC_CR_RESET_Pos (0U)
5326 #define CRC_CR_RESET_Msk (0x1U << CRC_CR_RESET_Pos) /*!< 0x00000001 */
5327 #define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET bit */
5328
5329 /******************************************************************************/
5330 /* */
5331 /* Digital Filter for Sigma Delta Modulators */
5332 /* */
5333 /******************************************************************************/
5334
5335 /**************** DFSDM channel configuration registers ********************/
5336
5337 /*************** Bit definition for DFSDM_CHCFGR1 register ******************/
5338 #define DFSDM_CHCFGR1_DFSDMEN_Pos (31U)
5339 #define DFSDM_CHCFGR1_DFSDMEN_Msk (0x1U << DFSDM_CHCFGR1_DFSDMEN_Pos) /*!< 0x80000000 */
5340 #define DFSDM_CHCFGR1_DFSDMEN DFSDM_CHCFGR1_DFSDMEN_Msk /*!< Global enable for DFSDM interface */
5341 #define DFSDM_CHCFGR1_CKOUTSRC_Pos (30U)
5342 #define DFSDM_CHCFGR1_CKOUTSRC_Msk (0x1U << DFSDM_CHCFGR1_CKOUTSRC_Pos) /*!< 0x40000000 */
5343 #define DFSDM_CHCFGR1_CKOUTSRC DFSDM_CHCFGR1_CKOUTSRC_Msk /*!< Output serial clock source selection */
5344 #define DFSDM_CHCFGR1_CKOUTDIV_Pos (16U)
5345 #define DFSDM_CHCFGR1_CKOUTDIV_Msk (0xFFU << DFSDM_CHCFGR1_CKOUTDIV_Pos) /*!< 0x00FF0000 */
5346 #define DFSDM_CHCFGR1_CKOUTDIV DFSDM_CHCFGR1_CKOUTDIV_Msk /*!< CKOUTDIV[7:0] output serial clock divider */
5347 #define DFSDM_CHCFGR1_DATPACK_Pos (14U)
5348 #define DFSDM_CHCFGR1_DATPACK_Msk (0x3U << DFSDM_CHCFGR1_DATPACK_Pos) /*!< 0x0000C000 */
5349 #define DFSDM_CHCFGR1_DATPACK DFSDM_CHCFGR1_DATPACK_Msk /*!< DATPACK[1:0] Data packing mode */
5350 #define DFSDM_CHCFGR1_DATPACK_1 (0x2U << DFSDM_CHCFGR1_DATPACK_Pos) /*!< 0x00008000 */
5351 #define DFSDM_CHCFGR1_DATPACK_0 (0x1U << DFSDM_CHCFGR1_DATPACK_Pos) /*!< 0x00004000 */
5352 #define DFSDM_CHCFGR1_DATMPX_Pos (12U)
5353 #define DFSDM_CHCFGR1_DATMPX_Msk (0x3U << DFSDM_CHCFGR1_DATMPX_Pos) /*!< 0x00003000 */
5354 #define DFSDM_CHCFGR1_DATMPX DFSDM_CHCFGR1_DATMPX_Msk /*!< DATMPX[1:0] Input data multiplexer for channel y */
5355 #define DFSDM_CHCFGR1_DATMPX_1 (0x2U << DFSDM_CHCFGR1_DATMPX_Pos) /*!< 0x00002000 */
5356 #define DFSDM_CHCFGR1_DATMPX_0 (0x1U << DFSDM_CHCFGR1_DATMPX_Pos) /*!< 0x00001000 */
5357 #define DFSDM_CHCFGR1_CHINSEL_Pos (8U)
5358 #define DFSDM_CHCFGR1_CHINSEL_Msk (0x1U << DFSDM_CHCFGR1_CHINSEL_Pos) /*!< 0x00000100 */
5359 #define DFSDM_CHCFGR1_CHINSEL DFSDM_CHCFGR1_CHINSEL_Msk /*!< Serial inputs selection for channel y */
5360 #define DFSDM_CHCFGR1_CHEN_Pos (7U)
5361 #define DFSDM_CHCFGR1_CHEN_Msk (0x1U << DFSDM_CHCFGR1_CHEN_Pos) /*!< 0x00000080 */
5362 #define DFSDM_CHCFGR1_CHEN DFSDM_CHCFGR1_CHEN_Msk /*!< Channel y enable */
5363 #define DFSDM_CHCFGR1_CKABEN_Pos (6U)
5364 #define DFSDM_CHCFGR1_CKABEN_Msk (0x1U << DFSDM_CHCFGR1_CKABEN_Pos) /*!< 0x00000040 */
5365 #define DFSDM_CHCFGR1_CKABEN DFSDM_CHCFGR1_CKABEN_Msk /*!< Clock absence detector enable on channel y */
5366 #define DFSDM_CHCFGR1_SCDEN_Pos (5U)
5367 #define DFSDM_CHCFGR1_SCDEN_Msk (0x1U << DFSDM_CHCFGR1_SCDEN_Pos) /*!< 0x00000020 */
5368 #define DFSDM_CHCFGR1_SCDEN DFSDM_CHCFGR1_SCDEN_Msk /*!< Short circuit detector enable on channel y */
5369 #define DFSDM_CHCFGR1_SPICKSEL_Pos (2U)
5370 #define DFSDM_CHCFGR1_SPICKSEL_Msk (0x3U << DFSDM_CHCFGR1_SPICKSEL_Pos) /*!< 0x0000000C */
5371 #define DFSDM_CHCFGR1_SPICKSEL DFSDM_CHCFGR1_SPICKSEL_Msk /*!< SPICKSEL[1:0] SPI clock select for channel y */
5372 #define DFSDM_CHCFGR1_SPICKSEL_1 (0x2U << DFSDM_CHCFGR1_SPICKSEL_Pos) /*!< 0x00000008 */
5373 #define DFSDM_CHCFGR1_SPICKSEL_0 (0x1U << DFSDM_CHCFGR1_SPICKSEL_Pos) /*!< 0x00000004 */
5374 #define DFSDM_CHCFGR1_SITP_Pos (0U)
5375 #define DFSDM_CHCFGR1_SITP_Msk (0x3U << DFSDM_CHCFGR1_SITP_Pos) /*!< 0x00000003 */
5376 #define DFSDM_CHCFGR1_SITP DFSDM_CHCFGR1_SITP_Msk /*!< SITP[1:0] Serial interface type for channel y */
5377 #define DFSDM_CHCFGR1_SITP_1 (0x2U << DFSDM_CHCFGR1_SITP_Pos) /*!< 0x00000002 */
5378 #define DFSDM_CHCFGR1_SITP_0 (0x1U << DFSDM_CHCFGR1_SITP_Pos) /*!< 0x00000001 */
5379
5380 /*************** Bit definition for DFSDM_CHCFGR2 register ******************/
5381 #define DFSDM_CHCFGR2_OFFSET_Pos (8U)
5382 #define DFSDM_CHCFGR2_OFFSET_Msk (0xFFFFFFU << DFSDM_CHCFGR2_OFFSET_Pos) /*!< 0xFFFFFF00 */
5383 #define DFSDM_CHCFGR2_OFFSET DFSDM_CHCFGR2_OFFSET_Msk /*!< OFFSET[23:0] 24-bit calibration offset for channel y */
5384 #define DFSDM_CHCFGR2_DTRBS_Pos (3U)
5385 #define DFSDM_CHCFGR2_DTRBS_Msk (0x1FU << DFSDM_CHCFGR2_DTRBS_Pos) /*!< 0x000000F8 */
5386 #define DFSDM_CHCFGR2_DTRBS DFSDM_CHCFGR2_DTRBS_Msk /*!< DTRBS[4:0] Data right bit-shift for channel y */
5387
5388 /**************** Bit definition for DFSDM_CHAWSCDR register *****************/
5389 #define DFSDM_CHAWSCDR_AWFORD_Pos (22U)
5390 #define DFSDM_CHAWSCDR_AWFORD_Msk (0x3U << DFSDM_CHAWSCDR_AWFORD_Pos) /*!< 0x00C00000 */
5391 #define DFSDM_CHAWSCDR_AWFORD DFSDM_CHAWSCDR_AWFORD_Msk /*!< AWFORD[1:0] Analog watchdog Sinc filter order on channel y */
5392 #define DFSDM_CHAWSCDR_AWFORD_1 (0x2U << DFSDM_CHAWSCDR_AWFORD_Pos) /*!< 0x00800000 */
5393 #define DFSDM_CHAWSCDR_AWFORD_0 (0x1U << DFSDM_CHAWSCDR_AWFORD_Pos) /*!< 0x00400000 */
5394 #define DFSDM_CHAWSCDR_AWFOSR_Pos (16U)
5395 #define DFSDM_CHAWSCDR_AWFOSR_Msk (0x1FU << DFSDM_CHAWSCDR_AWFOSR_Pos) /*!< 0x001F0000 */
5396 #define DFSDM_CHAWSCDR_AWFOSR DFSDM_CHAWSCDR_AWFOSR_Msk /*!< AWFOSR[4:0] Analog watchdog filter oversampling ratio on channel y */
5397 #define DFSDM_CHAWSCDR_BKSCD_Pos (12U)
5398 #define DFSDM_CHAWSCDR_BKSCD_Msk (0xFU << DFSDM_CHAWSCDR_BKSCD_Pos) /*!< 0x0000F000 */
5399 #define DFSDM_CHAWSCDR_BKSCD DFSDM_CHAWSCDR_BKSCD_Msk /*!< BKSCD[3:0] Break signal assignment for short circuit detector on channel y */
5400 #define DFSDM_CHAWSCDR_SCDT_Pos (0U)
5401 #define DFSDM_CHAWSCDR_SCDT_Msk (0xFFU << DFSDM_CHAWSCDR_SCDT_Pos) /*!< 0x000000FF */
5402 #define DFSDM_CHAWSCDR_SCDT DFSDM_CHAWSCDR_SCDT_Msk /*!< SCDT[7:0] Short circuit detector threshold for channel y */
5403
5404 /**************** Bit definition for DFSDM_CHWDATR register *******************/
5405 #define DFSDM_CHWDATR_WDATA_Pos (0U)
5406 #define DFSDM_CHWDATR_WDATA_Msk (0xFFFFU << DFSDM_CHWDATR_WDATA_Pos) /*!< 0x0000FFFF */
5407 #define DFSDM_CHWDATR_WDATA DFSDM_CHWDATR_WDATA_Msk /*!< WDATA[15:0] Input channel y watchdog data */
5408
5409 /**************** Bit definition for DFSDM_CHDATINR register *****************/
5410 #define DFSDM_CHDATINR_INDAT0_Pos (0U)
5411 #define DFSDM_CHDATINR_INDAT0_Msk (0xFFFFU << DFSDM_CHDATINR_INDAT0_Pos) /*!< 0x0000FFFF */
5412 #define DFSDM_CHDATINR_INDAT0 DFSDM_CHDATINR_INDAT0_Msk /*!< INDAT0[31:16] Input data for channel y or channel (y+1) */
5413 #define DFSDM_CHDATINR_INDAT1_Pos (16U)
5414 #define DFSDM_CHDATINR_INDAT1_Msk (0xFFFFU << DFSDM_CHDATINR_INDAT1_Pos) /*!< 0xFFFF0000 */
5415 #define DFSDM_CHDATINR_INDAT1 DFSDM_CHDATINR_INDAT1_Msk /*!< INDAT0[15:0] Input data for channel y */
5416
5417 /************************ DFSDM module registers ****************************/
5418
5419 /***************** Bit definition for DFSDM_FLTCR1 register *******************/
5420 #define DFSDM_FLTCR1_AWFSEL_Pos (30U)
5421 #define DFSDM_FLTCR1_AWFSEL_Msk (0x1U << DFSDM_FLTCR1_AWFSEL_Pos) /*!< 0x40000000 */
5422 #define DFSDM_FLTCR1_AWFSEL DFSDM_FLTCR1_AWFSEL_Msk /*!< Analog watchdog fast mode select */
5423 #define DFSDM_FLTCR1_FAST_Pos (29U)
5424 #define DFSDM_FLTCR1_FAST_Msk (0x1U << DFSDM_FLTCR1_FAST_Pos) /*!< 0x20000000 */
5425 #define DFSDM_FLTCR1_FAST DFSDM_FLTCR1_FAST_Msk /*!< Fast conversion mode selection */
5426 #define DFSDM_FLTCR1_RCH_Pos (24U)
5427 #define DFSDM_FLTCR1_RCH_Msk (0x7U << DFSDM_FLTCR1_RCH_Pos) /*!< 0x07000000 */
5428 #define DFSDM_FLTCR1_RCH DFSDM_FLTCR1_RCH_Msk /*!< RCH[2:0] Regular channel selection */
5429 #define DFSDM_FLTCR1_RDMAEN_Pos (21U)
5430 #define DFSDM_FLTCR1_RDMAEN_Msk (0x1U << DFSDM_FLTCR1_RDMAEN_Pos) /*!< 0x00200000 */
5431 #define DFSDM_FLTCR1_RDMAEN DFSDM_FLTCR1_RDMAEN_Msk /*!< DMA channel enabled to read data for the regular conversion */
5432 #define DFSDM_FLTCR1_RSYNC_Pos (19U)
5433 #define DFSDM_FLTCR1_RSYNC_Msk (0x1U << DFSDM_FLTCR1_RSYNC_Pos) /*!< 0x00080000 */
5434 #define DFSDM_FLTCR1_RSYNC DFSDM_FLTCR1_RSYNC_Msk /*!< Launch regular conversion synchronously with DFSDMx */
5435 #define DFSDM_FLTCR1_RCONT_Pos (18U)
5436 #define DFSDM_FLTCR1_RCONT_Msk (0x1U << DFSDM_FLTCR1_RCONT_Pos) /*!< 0x00040000 */
5437 #define DFSDM_FLTCR1_RCONT DFSDM_FLTCR1_RCONT_Msk /*!< Continuous mode selection for regular conversions */
5438 #define DFSDM_FLTCR1_RSWSTART_Pos (17U)
5439 #define DFSDM_FLTCR1_RSWSTART_Msk (0x1U << DFSDM_FLTCR1_RSWSTART_Pos) /*!< 0x00020000 */
5440 #define DFSDM_FLTCR1_RSWSTART DFSDM_FLTCR1_RSWSTART_Msk /*!< Software start of a conversion on the regular channel */
5441 #define DFSDM_FLTCR1_JEXTEN_Pos (13U)
5442 #define DFSDM_FLTCR1_JEXTEN_Msk (0x3U << DFSDM_FLTCR1_JEXTEN_Pos) /*!< 0x00006000 */
5443 #define DFSDM_FLTCR1_JEXTEN DFSDM_FLTCR1_JEXTEN_Msk /*!< JEXTEN[1:0] Trigger enable and trigger edge selection for injected conversions */
5444 #define DFSDM_FLTCR1_JEXTEN_1 (0x2U << DFSDM_FLTCR1_JEXTEN_Pos) /*!< 0x00004000 */
5445 #define DFSDM_FLTCR1_JEXTEN_0 (0x1U << DFSDM_FLTCR1_JEXTEN_Pos) /*!< 0x00002000 */
5446 #define DFSDM_FLTCR1_JEXTSEL_Pos (8U)
5447 #define DFSDM_FLTCR1_JEXTSEL_Msk (0x7U << DFSDM_FLTCR1_JEXTSEL_Pos) /*!< 0x00000700 */
5448 #define DFSDM_FLTCR1_JEXTSEL DFSDM_FLTCR1_JEXTSEL_Msk /*!< JEXTSEL[2:0]Trigger signal selection for launching injected conversions */
5449 #define DFSDM_FLTCR1_JEXTSEL_2 (0x4U << DFSDM_FLTCR1_JEXTSEL_Pos) /*!< 0x00000400 */
5450 #define DFSDM_FLTCR1_JEXTSEL_1 (0x2U << DFSDM_FLTCR1_JEXTSEL_Pos) /*!< 0x00000200 */
5451 #define DFSDM_FLTCR1_JEXTSEL_0 (0x1U << DFSDM_FLTCR1_JEXTSEL_Pos) /*!< 0x00000100 */
5452 #define DFSDM_FLTCR1_JDMAEN_Pos (5U)
5453 #define DFSDM_FLTCR1_JDMAEN_Msk (0x1U << DFSDM_FLTCR1_JDMAEN_Pos) /*!< 0x00000020 */
5454 #define DFSDM_FLTCR1_JDMAEN DFSDM_FLTCR1_JDMAEN_Msk /*!< DMA channel enabled to read data for the injected channel group */
5455 #define DFSDM_FLTCR1_JSCAN_Pos (4U)
5456 #define DFSDM_FLTCR1_JSCAN_Msk (0x1U << DFSDM_FLTCR1_JSCAN_Pos) /*!< 0x00000010 */
5457 #define DFSDM_FLTCR1_JSCAN DFSDM_FLTCR1_JSCAN_Msk /*!< Scanning conversion in continuous mode selection for injected conversions */
5458 #define DFSDM_FLTCR1_JSYNC_Pos (3U)
5459 #define DFSDM_FLTCR1_JSYNC_Msk (0x1U << DFSDM_FLTCR1_JSYNC_Pos) /*!< 0x00000008 */
5460 #define DFSDM_FLTCR1_JSYNC DFSDM_FLTCR1_JSYNC_Msk /*!< Launch an injected conversion synchronously with DFSDMx JSWSTART trigger */
5461 #define DFSDM_FLTCR1_JSWSTART_Pos (1U)
5462 #define DFSDM_FLTCR1_JSWSTART_Msk (0x1U << DFSDM_FLTCR1_JSWSTART_Pos) /*!< 0x00000002 */
5463 #define DFSDM_FLTCR1_JSWSTART DFSDM_FLTCR1_JSWSTART_Msk /*!< Start the conversion of the injected group of channels */
5464 #define DFSDM_FLTCR1_DFEN_Pos (0U)
5465 #define DFSDM_FLTCR1_DFEN_Msk (0x1U << DFSDM_FLTCR1_DFEN_Pos) /*!< 0x00000001 */
5466 #define DFSDM_FLTCR1_DFEN DFSDM_FLTCR1_DFEN_Msk /*!< DFSDM enable */
5467
5468 /***************** Bit definition for DFSDM_FLTCR2 register *******************/
5469 #define DFSDM_FLTCR2_AWDCH_Pos (16U)
5470 #define DFSDM_FLTCR2_AWDCH_Msk (0xFU << DFSDM_FLTCR2_AWDCH_Pos) /*!< 0x000F0000 */
5471 #define DFSDM_FLTCR2_AWDCH DFSDM_FLTCR2_AWDCH_Msk /*!< AWDCH[7:0] Analog watchdog channel selection */
5472 #define DFSDM_FLTCR2_EXCH_Pos (8U)
5473 #define DFSDM_FLTCR2_EXCH_Msk (0xFU << DFSDM_FLTCR2_EXCH_Pos) /*!< 0x00000F00 */
5474 #define DFSDM_FLTCR2_EXCH DFSDM_FLTCR2_EXCH_Msk /*!< EXCH[7:0] Extreme detector channel selection */
5475 #define DFSDM_FLTCR2_CKABIE_Pos (6U)
5476 #define DFSDM_FLTCR2_CKABIE_Msk (0x1U << DFSDM_FLTCR2_CKABIE_Pos) /*!< 0x00000040 */
5477 #define DFSDM_FLTCR2_CKABIE DFSDM_FLTCR2_CKABIE_Msk /*!< Clock absence interrupt enable */
5478 #define DFSDM_FLTCR2_SCDIE_Pos (5U)
5479 #define DFSDM_FLTCR2_SCDIE_Msk (0x1U << DFSDM_FLTCR2_SCDIE_Pos) /*!< 0x00000020 */
5480 #define DFSDM_FLTCR2_SCDIE DFSDM_FLTCR2_SCDIE_Msk /*!< Short circuit detector interrupt enable */
5481 #define DFSDM_FLTCR2_AWDIE_Pos (4U)
5482 #define DFSDM_FLTCR2_AWDIE_Msk (0x1U << DFSDM_FLTCR2_AWDIE_Pos) /*!< 0x00000010 */
5483 #define DFSDM_FLTCR2_AWDIE DFSDM_FLTCR2_AWDIE_Msk /*!< Analog watchdog interrupt enable */
5484 #define DFSDM_FLTCR2_ROVRIE_Pos (3U)
5485 #define DFSDM_FLTCR2_ROVRIE_Msk (0x1U << DFSDM_FLTCR2_ROVRIE_Pos) /*!< 0x00000008 */
5486 #define DFSDM_FLTCR2_ROVRIE DFSDM_FLTCR2_ROVRIE_Msk /*!< Regular data overrun interrupt enable */
5487 #define DFSDM_FLTCR2_JOVRIE_Pos (2U)
5488 #define DFSDM_FLTCR2_JOVRIE_Msk (0x1U << DFSDM_FLTCR2_JOVRIE_Pos) /*!< 0x00000004 */
5489 #define DFSDM_FLTCR2_JOVRIE DFSDM_FLTCR2_JOVRIE_Msk /*!< Injected data overrun interrupt enable */
5490 #define DFSDM_FLTCR2_REOCIE_Pos (1U)
5491 #define DFSDM_FLTCR2_REOCIE_Msk (0x1U << DFSDM_FLTCR2_REOCIE_Pos) /*!< 0x00000002 */
5492 #define DFSDM_FLTCR2_REOCIE DFSDM_FLTCR2_REOCIE_Msk /*!< Regular end of conversion interrupt enable */
5493 #define DFSDM_FLTCR2_JEOCIE_Pos (0U)
5494 #define DFSDM_FLTCR2_JEOCIE_Msk (0x1U << DFSDM_FLTCR2_JEOCIE_Pos) /*!< 0x00000001 */
5495 #define DFSDM_FLTCR2_JEOCIE DFSDM_FLTCR2_JEOCIE_Msk /*!< Injected end of conversion interrupt enable */
5496
5497 /***************** Bit definition for DFSDM_FLTISR register *******************/
5498 #define DFSDM_FLTISR_SCDF_Pos (24U)
5499 #define DFSDM_FLTISR_SCDF_Msk (0xFU << DFSDM_FLTISR_SCDF_Pos) /*!< 0x0F000000 */
5500 #define DFSDM_FLTISR_SCDF DFSDM_FLTISR_SCDF_Msk /*!< SCDF[7:0] Short circuit detector flag */
5501 #define DFSDM_FLTISR_CKABF_Pos (16U)
5502 #define DFSDM_FLTISR_CKABF_Msk (0xFU << DFSDM_FLTISR_CKABF_Pos) /*!< 0x000F0000 */
5503 #define DFSDM_FLTISR_CKABF DFSDM_FLTISR_CKABF_Msk /*!< CKABF[7:0] Clock absence flag */
5504 #define DFSDM_FLTISR_RCIP_Pos (14U)
5505 #define DFSDM_FLTISR_RCIP_Msk (0x1U << DFSDM_FLTISR_RCIP_Pos) /*!< 0x00004000 */
5506 #define DFSDM_FLTISR_RCIP DFSDM_FLTISR_RCIP_Msk /*!< Regular conversion in progress status */
5507 #define DFSDM_FLTISR_JCIP_Pos (13U)
5508 #define DFSDM_FLTISR_JCIP_Msk (0x1U << DFSDM_FLTISR_JCIP_Pos) /*!< 0x00002000 */
5509 #define DFSDM_FLTISR_JCIP DFSDM_FLTISR_JCIP_Msk /*!< Injected conversion in progress status */
5510 #define DFSDM_FLTISR_AWDF_Pos (4U)
5511 #define DFSDM_FLTISR_AWDF_Msk (0x1U << DFSDM_FLTISR_AWDF_Pos) /*!< 0x00000010 */
5512 #define DFSDM_FLTISR_AWDF DFSDM_FLTISR_AWDF_Msk /*!< Analog watchdog */
5513 #define DFSDM_FLTISR_ROVRF_Pos (3U)
5514 #define DFSDM_FLTISR_ROVRF_Msk (0x1U << DFSDM_FLTISR_ROVRF_Pos) /*!< 0x00000008 */
5515 #define DFSDM_FLTISR_ROVRF DFSDM_FLTISR_ROVRF_Msk /*!< Regular conversion overrun flag */
5516 #define DFSDM_FLTISR_JOVRF_Pos (2U)
5517 #define DFSDM_FLTISR_JOVRF_Msk (0x1U << DFSDM_FLTISR_JOVRF_Pos) /*!< 0x00000004 */
5518 #define DFSDM_FLTISR_JOVRF DFSDM_FLTISR_JOVRF_Msk /*!< Injected conversion overrun flag */
5519 #define DFSDM_FLTISR_REOCF_Pos (1U)
5520 #define DFSDM_FLTISR_REOCF_Msk (0x1U << DFSDM_FLTISR_REOCF_Pos) /*!< 0x00000002 */
5521 #define DFSDM_FLTISR_REOCF DFSDM_FLTISR_REOCF_Msk /*!< End of regular conversion flag */
5522 #define DFSDM_FLTISR_JEOCF_Pos (0U)
5523 #define DFSDM_FLTISR_JEOCF_Msk (0x1U << DFSDM_FLTISR_JEOCF_Pos) /*!< 0x00000001 */
5524 #define DFSDM_FLTISR_JEOCF DFSDM_FLTISR_JEOCF_Msk /*!< End of injected conversion flag */
5525
5526 /***************** Bit definition for DFSDM_FLTICR register *******************/
5527 #define DFSDM_FLTICR_CLRSCSDF_Pos (24U)
5528 #define DFSDM_FLTICR_CLRSCSDF_Msk (0xFU << DFSDM_FLTICR_CLRSCSDF_Pos) /*!< 0x0F000000 */
5529 #define DFSDM_FLTICR_CLRSCSDF DFSDM_FLTICR_CLRSCSDF_Msk /*!< CLRSCSDF[7:0] Clear the short circuit detector flag */
5530 #define DFSDM_FLTICR_CLRCKABF_Pos (16U)
5531 #define DFSDM_FLTICR_CLRCKABF_Msk (0xFU << DFSDM_FLTICR_CLRCKABF_Pos) /*!< 0x000F0000 */
5532 #define DFSDM_FLTICR_CLRCKABF DFSDM_FLTICR_CLRCKABF_Msk /*!< CLRCKABF[7:0] Clear the clock absence flag */
5533 #define DFSDM_FLTICR_CLRROVRF_Pos (3U)
5534 #define DFSDM_FLTICR_CLRROVRF_Msk (0x1U << DFSDM_FLTICR_CLRROVRF_Pos) /*!< 0x00000008 */
5535 #define DFSDM_FLTICR_CLRROVRF DFSDM_FLTICR_CLRROVRF_Msk /*!< Clear the regular conversion overrun flag */
5536 #define DFSDM_FLTICR_CLRJOVRF_Pos (2U)
5537 #define DFSDM_FLTICR_CLRJOVRF_Msk (0x1U << DFSDM_FLTICR_CLRJOVRF_Pos) /*!< 0x00000004 */
5538 #define DFSDM_FLTICR_CLRJOVRF DFSDM_FLTICR_CLRJOVRF_Msk /*!< Clear the injected conversion overrun flag */
5539
5540 /**************** Bit definition for DFSDM_FLTJCHGR register ******************/
5541 #define DFSDM_FLTJCHGR_JCHG_Pos (0U)
5542 #define DFSDM_FLTJCHGR_JCHG_Msk (0xFU << DFSDM_FLTJCHGR_JCHG_Pos) /*!< 0x0000000F */
5543 #define DFSDM_FLTJCHGR_JCHG DFSDM_FLTJCHGR_JCHG_Msk /*!< JCHG[7:0] Injected channel group selection */
5544 /***************** Bit definition for DFSDM_FLTFCR register *******************/
5545 #define DFSDM_FLTFCR_FORD_Pos (29U)
5546 #define DFSDM_FLTFCR_FORD_Msk (0x7U << DFSDM_FLTFCR_FORD_Pos) /*!< 0xE0000000 */
5547 #define DFSDM_FLTFCR_FORD DFSDM_FLTFCR_FORD_Msk /*!< FORD[2:0] Sinc filter order */
5548 #define DFSDM_FLTFCR_FORD_2 (0x4U << DFSDM_FLTFCR_FORD_Pos) /*!< 0x80000000 */
5549 #define DFSDM_FLTFCR_FORD_1 (0x2U << DFSDM_FLTFCR_FORD_Pos) /*!< 0x40000000 */
5550 #define DFSDM_FLTFCR_FORD_0 (0x1U << DFSDM_FLTFCR_FORD_Pos) /*!< 0x20000000 */
5551 #define DFSDM_FLTFCR_FOSR_Pos (16U)
5552 #define DFSDM_FLTFCR_FOSR_Msk (0x3FFU << DFSDM_FLTFCR_FOSR_Pos) /*!< 0x03FF0000 */
5553 #define DFSDM_FLTFCR_FOSR DFSDM_FLTFCR_FOSR_Msk /*!< FOSR[9:0] Sinc filter oversampling ratio (decimation rate) */
5554 #define DFSDM_FLTFCR_IOSR_Pos (0U)
5555 #define DFSDM_FLTFCR_IOSR_Msk (0xFFU << DFSDM_FLTFCR_IOSR_Pos) /*!< 0x000000FF */
5556 #define DFSDM_FLTFCR_IOSR DFSDM_FLTFCR_IOSR_Msk /*!< IOSR[7:0] Integrator oversampling ratio (averaging length) */
5557
5558 /*************** Bit definition for DFSDM_FLTJDATAR register *****************/
5559 #define DFSDM_FLTJDATAR_JDATA_Pos (8U)
5560 #define DFSDM_FLTJDATAR_JDATA_Msk (0xFFFFFFU << DFSDM_FLTJDATAR_JDATA_Pos) /*!< 0xFFFFFF00 */
5561 #define DFSDM_FLTJDATAR_JDATA DFSDM_FLTJDATAR_JDATA_Msk /*!< JDATA[23:0] Injected group conversion data */
5562 #define DFSDM_FLTJDATAR_JDATACH_Pos (0U)
5563 #define DFSDM_FLTJDATAR_JDATACH_Msk (0x7U << DFSDM_FLTJDATAR_JDATACH_Pos) /*!< 0x00000007 */
5564 #define DFSDM_FLTJDATAR_JDATACH DFSDM_FLTJDATAR_JDATACH_Msk /*!< JDATACH[2:0] Injected channel most recently converted */
5565
5566 /*************** Bit definition for DFSDM_FLTRDATAR register *****************/
5567 #define DFSDM_FLTRDATAR_RDATA_Pos (8U)
5568 #define DFSDM_FLTRDATAR_RDATA_Msk (0xFFFFFFU << DFSDM_FLTRDATAR_RDATA_Pos) /*!< 0xFFFFFF00 */
5569 #define DFSDM_FLTRDATAR_RDATA DFSDM_FLTRDATAR_RDATA_Msk /*!< RDATA[23:0] Regular channel conversion data */
5570 #define DFSDM_FLTRDATAR_RPEND_Pos (4U)
5571 #define DFSDM_FLTRDATAR_RPEND_Msk (0x1U << DFSDM_FLTRDATAR_RPEND_Pos) /*!< 0x00000010 */
5572 #define DFSDM_FLTRDATAR_RPEND DFSDM_FLTRDATAR_RPEND_Msk /*!< RPEND Regular channel pending data */
5573 #define DFSDM_FLTRDATAR_RDATACH_Pos (0U)
5574 #define DFSDM_FLTRDATAR_RDATACH_Msk (0x7U << DFSDM_FLTRDATAR_RDATACH_Pos) /*!< 0x00000007 */
5575 #define DFSDM_FLTRDATAR_RDATACH DFSDM_FLTRDATAR_RDATACH_Msk /*!< RDATACH[2:0] Regular channel most recently converted */
5576
5577 /*************** Bit definition for DFSDM_FLTAWHTR register ******************/
5578 #define DFSDM_FLTAWHTR_AWHT_Pos (8U)
5579 #define DFSDM_FLTAWHTR_AWHT_Msk (0xFFFFFFU << DFSDM_FLTAWHTR_AWHT_Pos) /*!< 0xFFFFFF00 */
5580 #define DFSDM_FLTAWHTR_AWHT DFSDM_FLTAWHTR_AWHT_Msk /*!< AWHT[23:0] Analog watchdog high threshold */
5581 #define DFSDM_FLTAWHTR_BKAWH_Pos (0U)
5582 #define DFSDM_FLTAWHTR_BKAWH_Msk (0xFU << DFSDM_FLTAWHTR_BKAWH_Pos) /*!< 0x0000000F */
5583 #define DFSDM_FLTAWHTR_BKAWH DFSDM_FLTAWHTR_BKAWH_Msk /*!< BKAWH[3:0] Break signal assignment to analog watchdog high threshold event */
5584
5585 /*************** Bit definition for DFSDM_FLTAWLTR register ******************/
5586 #define DFSDM_FLTAWLTR_AWLT_Pos (8U)
5587 #define DFSDM_FLTAWLTR_AWLT_Msk (0xFFFFFFU << DFSDM_FLTAWLTR_AWLT_Pos) /*!< 0xFFFFFF00 */
5588 #define DFSDM_FLTAWLTR_AWLT DFSDM_FLTAWLTR_AWLT_Msk /*!< AWLT[23:0] Analog watchdog low threshold */
5589 #define DFSDM_FLTAWLTR_BKAWL_Pos (0U)
5590 #define DFSDM_FLTAWLTR_BKAWL_Msk (0xFU << DFSDM_FLTAWLTR_BKAWL_Pos) /*!< 0x0000000F */
5591 #define DFSDM_FLTAWLTR_BKAWL DFSDM_FLTAWLTR_BKAWL_Msk /*!< BKAWL[3:0] Break signal assignment to analog watchdog low threshold event */
5592
5593 /*************** Bit definition for DFSDM_FLTAWSR register *******************/
5594 #define DFSDM_FLTAWSR_AWHTF_Pos (8U)
5595 #define DFSDM_FLTAWSR_AWHTF_Msk (0xFU << DFSDM_FLTAWSR_AWHTF_Pos) /*!< 0x00000F00 */
5596 #define DFSDM_FLTAWSR_AWHTF DFSDM_FLTAWSR_AWHTF_Msk /*!< AWHTF[15:8] Analog watchdog high threshold error on given channels */
5597 #define DFSDM_FLTAWSR_AWLTF_Pos (0U)
5598 #define DFSDM_FLTAWSR_AWLTF_Msk (0xFU << DFSDM_FLTAWSR_AWLTF_Pos) /*!< 0x0000000F */
5599 #define DFSDM_FLTAWSR_AWLTF DFSDM_FLTAWSR_AWLTF_Msk /*!< AWLTF[7:0] Analog watchdog low threshold error on given channels */
5600
5601 /*************** Bit definition for DFSDM_FLTAWCFR register ******************/
5602 #define DFSDM_FLTAWCFR_CLRAWHTF_Pos (8U)
5603 #define DFSDM_FLTAWCFR_CLRAWHTF_Msk (0xFU << DFSDM_FLTAWCFR_CLRAWHTF_Pos) /*!< 0x00000F00 */
5604 #define DFSDM_FLTAWCFR_CLRAWHTF DFSDM_FLTAWCFR_CLRAWHTF_Msk /*!< CLRAWHTF[15:8] Clear the Analog watchdog high threshold flag */
5605 #define DFSDM_FLTAWCFR_CLRAWLTF_Pos (0U)
5606 #define DFSDM_FLTAWCFR_CLRAWLTF_Msk (0xFU << DFSDM_FLTAWCFR_CLRAWLTF_Pos) /*!< 0x0000000F */
5607 #define DFSDM_FLTAWCFR_CLRAWLTF DFSDM_FLTAWCFR_CLRAWLTF_Msk /*!< CLRAWLTF[7:0] Clear the Analog watchdog low threshold flag */
5608
5609 /*************** Bit definition for DFSDM_FLTEXMAX register ******************/
5610 #define DFSDM_FLTEXMAX_EXMAX_Pos (8U)
5611 #define DFSDM_FLTEXMAX_EXMAX_Msk (0xFFFFFFU << DFSDM_FLTEXMAX_EXMAX_Pos) /*!< 0xFFFFFF00 */
5612 #define DFSDM_FLTEXMAX_EXMAX DFSDM_FLTEXMAX_EXMAX_Msk /*!< EXMAX[23:0] Extreme detector maximum value */
5613 #define DFSDM_FLTEXMAX_EXMAXCH_Pos (0U)
5614 #define DFSDM_FLTEXMAX_EXMAXCH_Msk (0x7U << DFSDM_FLTEXMAX_EXMAXCH_Pos) /*!< 0x00000007 */
5615 #define DFSDM_FLTEXMAX_EXMAXCH DFSDM_FLTEXMAX_EXMAXCH_Msk /*!< EXMAXCH[2:0] Extreme detector maximum data channel */
5616
5617 /*************** Bit definition for DFSDM_FLTEXMIN register ******************/
5618 #define DFSDM_FLTEXMIN_EXMIN_Pos (8U)
5619 #define DFSDM_FLTEXMIN_EXMIN_Msk (0xFFFFFFU << DFSDM_FLTEXMIN_EXMIN_Pos) /*!< 0xFFFFFF00 */
5620 #define DFSDM_FLTEXMIN_EXMIN DFSDM_FLTEXMIN_EXMIN_Msk /*!< EXMIN[23:0] Extreme detector minimum value */
5621 #define DFSDM_FLTEXMIN_EXMINCH_Pos (0U)
5622 #define DFSDM_FLTEXMIN_EXMINCH_Msk (0x7U << DFSDM_FLTEXMIN_EXMINCH_Pos) /*!< 0x00000007 */
5623 #define DFSDM_FLTEXMIN_EXMINCH DFSDM_FLTEXMIN_EXMINCH_Msk /*!< EXMINCH[2:0] Extreme detector minimum data channel */
5624
5625 /*************** Bit definition for DFSDM_FLTCNVTIMR register ****************/
5626 #define DFSDM_FLTCNVTIMR_CNVCNT_Pos (4U)
5627 #define DFSDM_FLTCNVTIMR_CNVCNT_Msk (0xFFFFFFFU << DFSDM_FLTCNVTIMR_CNVCNT_Pos) /*!< 0xFFFFFFF0 */
5628 #define DFSDM_FLTCNVTIMR_CNVCNT DFSDM_FLTCNVTIMR_CNVCNT_Msk /*!< CNVCNT[27:0]: 28-bit timer counting conversion time */
5629
5630 /******************************************************************************/
5631 /* */
5632 /* DMA Controller */
5633 /* */
5634 /******************************************************************************/
5635 /******************** Bits definition for DMA_SxCR register *****************/
5636 #define DMA_SxCR_CHSEL_Pos (25U)
5637 #define DMA_SxCR_CHSEL_Msk (0x7U << DMA_SxCR_CHSEL_Pos) /*!< 0x0E000000 */
5638 #define DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk
5639 #define DMA_SxCR_CHSEL_0 0x02000000U
5640 #define DMA_SxCR_CHSEL_1 0x04000000U
5641 #define DMA_SxCR_CHSEL_2 0x08000000U
5642 #define DMA_SxCR_MBURST_Pos (23U)
5643 #define DMA_SxCR_MBURST_Msk (0x3U << DMA_SxCR_MBURST_Pos) /*!< 0x01800000 */
5644 #define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk
5645 #define DMA_SxCR_MBURST_0 (0x1U << DMA_SxCR_MBURST_Pos) /*!< 0x00800000 */
5646 #define DMA_SxCR_MBURST_1 (0x2U << DMA_SxCR_MBURST_Pos) /*!< 0x01000000 */
5647 #define DMA_SxCR_PBURST_Pos (21U)
5648 #define DMA_SxCR_PBURST_Msk (0x3U << DMA_SxCR_PBURST_Pos) /*!< 0x00600000 */
5649 #define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk
5650 #define DMA_SxCR_PBURST_0 (0x1U << DMA_SxCR_PBURST_Pos) /*!< 0x00200000 */
5651 #define DMA_SxCR_PBURST_1 (0x2U << DMA_SxCR_PBURST_Pos) /*!< 0x00400000 */
5652 #define DMA_SxCR_CT_Pos (19U)
5653 #define DMA_SxCR_CT_Msk (0x1U << DMA_SxCR_CT_Pos) /*!< 0x00080000 */
5654 #define DMA_SxCR_CT DMA_SxCR_CT_Msk
5655 #define DMA_SxCR_DBM_Pos (18U)
5656 #define DMA_SxCR_DBM_Msk (0x1U << DMA_SxCR_DBM_Pos) /*!< 0x00040000 */
5657 #define DMA_SxCR_DBM DMA_SxCR_DBM_Msk
5658 #define DMA_SxCR_PL_Pos (16U)
5659 #define DMA_SxCR_PL_Msk (0x3U << DMA_SxCR_PL_Pos) /*!< 0x00030000 */
5660 #define DMA_SxCR_PL DMA_SxCR_PL_Msk
5661 #define DMA_SxCR_PL_0 (0x1U << DMA_SxCR_PL_Pos) /*!< 0x00010000 */
5662 #define DMA_SxCR_PL_1 (0x2U << DMA_SxCR_PL_Pos) /*!< 0x00020000 */
5663 #define DMA_SxCR_PINCOS_Pos (15U)
5664 #define DMA_SxCR_PINCOS_Msk (0x1U << DMA_SxCR_PINCOS_Pos) /*!< 0x00008000 */
5665 #define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk
5666 #define DMA_SxCR_MSIZE_Pos (13U)
5667 #define DMA_SxCR_MSIZE_Msk (0x3U << DMA_SxCR_MSIZE_Pos) /*!< 0x00006000 */
5668 #define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk
5669 #define DMA_SxCR_MSIZE_0 (0x1U << DMA_SxCR_MSIZE_Pos) /*!< 0x00002000 */
5670 #define DMA_SxCR_MSIZE_1 (0x2U << DMA_SxCR_MSIZE_Pos) /*!< 0x00004000 */
5671 #define DMA_SxCR_PSIZE_Pos (11U)
5672 #define DMA_SxCR_PSIZE_Msk (0x3U << DMA_SxCR_PSIZE_Pos) /*!< 0x00001800 */
5673 #define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk
5674 #define DMA_SxCR_PSIZE_0 (0x1U << DMA_SxCR_PSIZE_Pos) /*!< 0x00000800 */
5675 #define DMA_SxCR_PSIZE_1 (0x2U << DMA_SxCR_PSIZE_Pos) /*!< 0x00001000 */
5676 #define DMA_SxCR_MINC_Pos (10U)
5677 #define DMA_SxCR_MINC_Msk (0x1U << DMA_SxCR_MINC_Pos) /*!< 0x00000400 */
5678 #define DMA_SxCR_MINC DMA_SxCR_MINC_Msk
5679 #define DMA_SxCR_PINC_Pos (9U)
5680 #define DMA_SxCR_PINC_Msk (0x1U << DMA_SxCR_PINC_Pos) /*!< 0x00000200 */
5681 #define DMA_SxCR_PINC DMA_SxCR_PINC_Msk
5682 #define DMA_SxCR_CIRC_Pos (8U)
5683 #define DMA_SxCR_CIRC_Msk (0x1U << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
5684 #define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk
5685 #define DMA_SxCR_DIR_Pos (6U)
5686 #define DMA_SxCR_DIR_Msk (0x3U << DMA_SxCR_DIR_Pos) /*!< 0x000000C0 */
5687 #define DMA_SxCR_DIR DMA_SxCR_DIR_Msk
5688 #define DMA_SxCR_DIR_0 (0x1U << DMA_SxCR_DIR_Pos) /*!< 0x00000040 */
5689 #define DMA_SxCR_DIR_1 (0x2U << DMA_SxCR_DIR_Pos) /*!< 0x00000080 */
5690 #define DMA_SxCR_PFCTRL_Pos (5U)
5691 #define DMA_SxCR_PFCTRL_Msk (0x1U << DMA_SxCR_PFCTRL_Pos) /*!< 0x00000020 */
5692 #define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk
5693 #define DMA_SxCR_TCIE_Pos (4U)
5694 #define DMA_SxCR_TCIE_Msk (0x1U << DMA_SxCR_TCIE_Pos) /*!< 0x00000010 */
5695 #define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk
5696 #define DMA_SxCR_HTIE_Pos (3U)
5697 #define DMA_SxCR_HTIE_Msk (0x1U << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
5698 #define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk
5699 #define DMA_SxCR_TEIE_Pos (2U)
5700 #define DMA_SxCR_TEIE_Msk (0x1U << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
5701 #define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk
5702 #define DMA_SxCR_DMEIE_Pos (1U)
5703 #define DMA_SxCR_DMEIE_Msk (0x1U << DMA_SxCR_DMEIE_Pos) /*!< 0x00000002 */
5704 #define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk
5705 #define DMA_SxCR_EN_Pos (0U)
5706 #define DMA_SxCR_EN_Msk (0x1U << DMA_SxCR_EN_Pos) /*!< 0x00000001 */
5707 #define DMA_SxCR_EN DMA_SxCR_EN_Msk
5708
5709 /* Legacy defines */
5710 #define DMA_SxCR_ACK_Pos (20U)
5711 #define DMA_SxCR_ACK_Msk (0x1U << DMA_SxCR_ACK_Pos) /*!< 0x00100000 */
5712 #define DMA_SxCR_ACK DMA_SxCR_ACK_Msk
5713
5714 /******************** Bits definition for DMA_SxCNDTR register **************/
5715 #define DMA_SxNDT_Pos (0U)
5716 #define DMA_SxNDT_Msk (0xFFFFU << DMA_SxNDT_Pos) /*!< 0x0000FFFF */
5717 #define DMA_SxNDT DMA_SxNDT_Msk
5718 #define DMA_SxNDT_0 (0x0001U << DMA_SxNDT_Pos) /*!< 0x00000001 */
5719 #define DMA_SxNDT_1 (0x0002U << DMA_SxNDT_Pos) /*!< 0x00000002 */
5720 #define DMA_SxNDT_2 (0x0004U << DMA_SxNDT_Pos) /*!< 0x00000004 */
5721 #define DMA_SxNDT_3 (0x0008U << DMA_SxNDT_Pos) /*!< 0x00000008 */
5722 #define DMA_SxNDT_4 (0x0010U << DMA_SxNDT_Pos) /*!< 0x00000010 */
5723 #define DMA_SxNDT_5 (0x0020U << DMA_SxNDT_Pos) /*!< 0x00000020 */
5724 #define DMA_SxNDT_6 (0x0040U << DMA_SxNDT_Pos) /*!< 0x00000040 */
5725 #define DMA_SxNDT_7 (0x0080U << DMA_SxNDT_Pos) /*!< 0x00000080 */
5726 #define DMA_SxNDT_8 (0x0100U << DMA_SxNDT_Pos) /*!< 0x00000100 */
5727 #define DMA_SxNDT_9 (0x0200U << DMA_SxNDT_Pos) /*!< 0x00000200 */
5728 #define DMA_SxNDT_10 (0x0400U << DMA_SxNDT_Pos) /*!< 0x00000400 */
5729 #define DMA_SxNDT_11 (0x0800U << DMA_SxNDT_Pos) /*!< 0x00000800 */
5730 #define DMA_SxNDT_12 (0x1000U << DMA_SxNDT_Pos) /*!< 0x00001000 */
5731 #define DMA_SxNDT_13 (0x2000U << DMA_SxNDT_Pos) /*!< 0x00002000 */
5732 #define DMA_SxNDT_14 (0x4000U << DMA_SxNDT_Pos) /*!< 0x00004000 */
5733 #define DMA_SxNDT_15 (0x8000U << DMA_SxNDT_Pos) /*!< 0x00008000 */
5734
5735 /******************** Bits definition for DMA_SxFCR register ****************/
5736 #define DMA_SxFCR_FEIE_Pos (7U)
5737 #define DMA_SxFCR_FEIE_Msk (0x1U << DMA_SxFCR_FEIE_Pos) /*!< 0x00000080 */
5738 #define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk
5739 #define DMA_SxFCR_FS_Pos (3U)
5740 #define DMA_SxFCR_FS_Msk (0x7U << DMA_SxFCR_FS_Pos) /*!< 0x00000038 */
5741 #define DMA_SxFCR_FS DMA_SxFCR_FS_Msk
5742 #define DMA_SxFCR_FS_0 (0x1U << DMA_SxFCR_FS_Pos) /*!< 0x00000008 */
5743 #define DMA_SxFCR_FS_1 (0x2U << DMA_SxFCR_FS_Pos) /*!< 0x00000010 */
5744 #define DMA_SxFCR_FS_2 (0x4U << DMA_SxFCR_FS_Pos) /*!< 0x00000020 */
5745 #define DMA_SxFCR_DMDIS_Pos (2U)
5746 #define DMA_SxFCR_DMDIS_Msk (0x1U << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5747 #define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk
5748 #define DMA_SxFCR_FTH_Pos (0U)
5749 #define DMA_SxFCR_FTH_Msk (0x3U << DMA_SxFCR_FTH_Pos) /*!< 0x00000003 */
5750 #define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk
5751 #define DMA_SxFCR_FTH_0 (0x1U << DMA_SxFCR_FTH_Pos) /*!< 0x00000001 */
5752 #define DMA_SxFCR_FTH_1 (0x2U << DMA_SxFCR_FTH_Pos) /*!< 0x00000002 */
5753
5754 /******************** Bits definition for DMA_LISR register *****************/
5755 #define DMA_LISR_TCIF3_Pos (27U)
5756 #define DMA_LISR_TCIF3_Msk (0x1U << DMA_LISR_TCIF3_Pos) /*!< 0x08000000 */
5757 #define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk
5758 #define DMA_LISR_HTIF3_Pos (26U)
5759 #define DMA_LISR_HTIF3_Msk (0x1U << DMA_LISR_HTIF3_Pos) /*!< 0x04000000 */
5760 #define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk
5761 #define DMA_LISR_TEIF3_Pos (25U)
5762 #define DMA_LISR_TEIF3_Msk (0x1U << DMA_LISR_TEIF3_Pos) /*!< 0x02000000 */
5763 #define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk
5764 #define DMA_LISR_DMEIF3_Pos (24U)
5765 #define DMA_LISR_DMEIF3_Msk (0x1U << DMA_LISR_DMEIF3_Pos) /*!< 0x01000000 */
5766 #define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk
5767 #define DMA_LISR_FEIF3_Pos (22U)
5768 #define DMA_LISR_FEIF3_Msk (0x1U << DMA_LISR_FEIF3_Pos) /*!< 0x00400000 */
5769 #define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk
5770 #define DMA_LISR_TCIF2_Pos (21U)
5771 #define DMA_LISR_TCIF2_Msk (0x1U << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
5772 #define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk
5773 #define DMA_LISR_HTIF2_Pos (20U)
5774 #define DMA_LISR_HTIF2_Msk (0x1U << DMA_LISR_HTIF2_Pos) /*!< 0x00100000 */
5775 #define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk
5776 #define DMA_LISR_TEIF2_Pos (19U)
5777 #define DMA_LISR_TEIF2_Msk (0x1U << DMA_LISR_TEIF2_Pos) /*!< 0x00080000 */
5778 #define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk
5779 #define DMA_LISR_DMEIF2_Pos (18U)
5780 #define DMA_LISR_DMEIF2_Msk (0x1U << DMA_LISR_DMEIF2_Pos) /*!< 0x00040000 */
5781 #define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk
5782 #define DMA_LISR_FEIF2_Pos (16U)
5783 #define DMA_LISR_FEIF2_Msk (0x1U << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
5784 #define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk
5785 #define DMA_LISR_TCIF1_Pos (11U)
5786 #define DMA_LISR_TCIF1_Msk (0x1U << DMA_LISR_TCIF1_Pos) /*!< 0x00000800 */
5787 #define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk
5788 #define DMA_LISR_HTIF1_Pos (10U)
5789 #define DMA_LISR_HTIF1_Msk (0x1U << DMA_LISR_HTIF1_Pos) /*!< 0x00000400 */
5790 #define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk
5791 #define DMA_LISR_TEIF1_Pos (9U)
5792 #define DMA_LISR_TEIF1_Msk (0x1U << DMA_LISR_TEIF1_Pos) /*!< 0x00000200 */
5793 #define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk
5794 #define DMA_LISR_DMEIF1_Pos (8U)
5795 #define DMA_LISR_DMEIF1_Msk (0x1U << DMA_LISR_DMEIF1_Pos) /*!< 0x00000100 */
5796 #define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk
5797 #define DMA_LISR_FEIF1_Pos (6U)
5798 #define DMA_LISR_FEIF1_Msk (0x1U << DMA_LISR_FEIF1_Pos) /*!< 0x00000040 */
5799 #define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk
5800 #define DMA_LISR_TCIF0_Pos (5U)
5801 #define DMA_LISR_TCIF0_Msk (0x1U << DMA_LISR_TCIF0_Pos) /*!< 0x00000020 */
5802 #define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk
5803 #define DMA_LISR_HTIF0_Pos (4U)
5804 #define DMA_LISR_HTIF0_Msk (0x1U << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
5805 #define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk
5806 #define DMA_LISR_TEIF0_Pos (3U)
5807 #define DMA_LISR_TEIF0_Msk (0x1U << DMA_LISR_TEIF0_Pos) /*!< 0x00000008 */
5808 #define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk
5809 #define DMA_LISR_DMEIF0_Pos (2U)
5810 #define DMA_LISR_DMEIF0_Msk (0x1U << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5811 #define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk
5812 #define DMA_LISR_FEIF0_Pos (0U)
5813 #define DMA_LISR_FEIF0_Msk (0x1U << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
5814 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
5815
5816 /******************** Bits definition for DMA_HISR register *****************/
5817 #define DMA_HISR_TCIF7_Pos (27U)
5818 #define DMA_HISR_TCIF7_Msk (0x1U << DMA_HISR_TCIF7_Pos) /*!< 0x08000000 */
5819 #define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk
5820 #define DMA_HISR_HTIF7_Pos (26U)
5821 #define DMA_HISR_HTIF7_Msk (0x1U << DMA_HISR_HTIF7_Pos) /*!< 0x04000000 */
5822 #define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk
5823 #define DMA_HISR_TEIF7_Pos (25U)
5824 #define DMA_HISR_TEIF7_Msk (0x1U << DMA_HISR_TEIF7_Pos) /*!< 0x02000000 */
5825 #define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk
5826 #define DMA_HISR_DMEIF7_Pos (24U)
5827 #define DMA_HISR_DMEIF7_Msk (0x1U << DMA_HISR_DMEIF7_Pos) /*!< 0x01000000 */
5828 #define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk
5829 #define DMA_HISR_FEIF7_Pos (22U)
5830 #define DMA_HISR_FEIF7_Msk (0x1U << DMA_HISR_FEIF7_Pos) /*!< 0x00400000 */
5831 #define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk
5832 #define DMA_HISR_TCIF6_Pos (21U)
5833 #define DMA_HISR_TCIF6_Msk (0x1U << DMA_HISR_TCIF6_Pos) /*!< 0x00200000 */
5834 #define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk
5835 #define DMA_HISR_HTIF6_Pos (20U)
5836 #define DMA_HISR_HTIF6_Msk (0x1U << DMA_HISR_HTIF6_Pos) /*!< 0x00100000 */
5837 #define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk
5838 #define DMA_HISR_TEIF6_Pos (19U)
5839 #define DMA_HISR_TEIF6_Msk (0x1U << DMA_HISR_TEIF6_Pos) /*!< 0x00080000 */
5840 #define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk
5841 #define DMA_HISR_DMEIF6_Pos (18U)
5842 #define DMA_HISR_DMEIF6_Msk (0x1U << DMA_HISR_DMEIF6_Pos) /*!< 0x00040000 */
5843 #define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk
5844 #define DMA_HISR_FEIF6_Pos (16U)
5845 #define DMA_HISR_FEIF6_Msk (0x1U << DMA_HISR_FEIF6_Pos) /*!< 0x00010000 */
5846 #define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk
5847 #define DMA_HISR_TCIF5_Pos (11U)
5848 #define DMA_HISR_TCIF5_Msk (0x1U << DMA_HISR_TCIF5_Pos) /*!< 0x00000800 */
5849 #define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk
5850 #define DMA_HISR_HTIF5_Pos (10U)
5851 #define DMA_HISR_HTIF5_Msk (0x1U << DMA_HISR_HTIF5_Pos) /*!< 0x00000400 */
5852 #define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk
5853 #define DMA_HISR_TEIF5_Pos (9U)
5854 #define DMA_HISR_TEIF5_Msk (0x1U << DMA_HISR_TEIF5_Pos) /*!< 0x00000200 */
5855 #define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk
5856 #define DMA_HISR_DMEIF5_Pos (8U)
5857 #define DMA_HISR_DMEIF5_Msk (0x1U << DMA_HISR_DMEIF5_Pos) /*!< 0x00000100 */
5858 #define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk
5859 #define DMA_HISR_FEIF5_Pos (6U)
5860 #define DMA_HISR_FEIF5_Msk (0x1U << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */
5861 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
5862 #define DMA_HISR_TCIF4_Pos (5U)
5863 #define DMA_HISR_TCIF4_Msk (0x1U << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */
5864 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
5865 #define DMA_HISR_HTIF4_Pos (4U)
5866 #define DMA_HISR_HTIF4_Msk (0x1U << DMA_HISR_HTIF4_Pos) /*!< 0x00000010 */
5867 #define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk
5868 #define DMA_HISR_TEIF4_Pos (3U)
5869 #define DMA_HISR_TEIF4_Msk (0x1U << DMA_HISR_TEIF4_Pos) /*!< 0x00000008 */
5870 #define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk
5871 #define DMA_HISR_DMEIF4_Pos (2U)
5872 #define DMA_HISR_DMEIF4_Msk (0x1U << DMA_HISR_DMEIF4_Pos) /*!< 0x00000004 */
5873 #define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk
5874 #define DMA_HISR_FEIF4_Pos (0U)
5875 #define DMA_HISR_FEIF4_Msk (0x1U << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */
5876 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
5877
5878 /******************** Bits definition for DMA_LIFCR register ****************/
5879 #define DMA_LIFCR_CTCIF3_Pos (27U)
5880 #define DMA_LIFCR_CTCIF3_Msk (0x1U << DMA_LIFCR_CTCIF3_Pos) /*!< 0x08000000 */
5881 #define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk
5882 #define DMA_LIFCR_CHTIF3_Pos (26U)
5883 #define DMA_LIFCR_CHTIF3_Msk (0x1U << DMA_LIFCR_CHTIF3_Pos) /*!< 0x04000000 */
5884 #define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk
5885 #define DMA_LIFCR_CTEIF3_Pos (25U)
5886 #define DMA_LIFCR_CTEIF3_Msk (0x1U << DMA_LIFCR_CTEIF3_Pos) /*!< 0x02000000 */
5887 #define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk
5888 #define DMA_LIFCR_CDMEIF3_Pos (24U)
5889 #define DMA_LIFCR_CDMEIF3_Msk (0x1U << DMA_LIFCR_CDMEIF3_Pos) /*!< 0x01000000 */
5890 #define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk
5891 #define DMA_LIFCR_CFEIF3_Pos (22U)
5892 #define DMA_LIFCR_CFEIF3_Msk (0x1U << DMA_LIFCR_CFEIF3_Pos) /*!< 0x00400000 */
5893 #define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk
5894 #define DMA_LIFCR_CTCIF2_Pos (21U)
5895 #define DMA_LIFCR_CTCIF2_Msk (0x1U << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
5896 #define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk
5897 #define DMA_LIFCR_CHTIF2_Pos (20U)
5898 #define DMA_LIFCR_CHTIF2_Msk (0x1U << DMA_LIFCR_CHTIF2_Pos) /*!< 0x00100000 */
5899 #define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk
5900 #define DMA_LIFCR_CTEIF2_Pos (19U)
5901 #define DMA_LIFCR_CTEIF2_Msk (0x1U << DMA_LIFCR_CTEIF2_Pos) /*!< 0x00080000 */
5902 #define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk
5903 #define DMA_LIFCR_CDMEIF2_Pos (18U)
5904 #define DMA_LIFCR_CDMEIF2_Msk (0x1U << DMA_LIFCR_CDMEIF2_Pos) /*!< 0x00040000 */
5905 #define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk
5906 #define DMA_LIFCR_CFEIF2_Pos (16U)
5907 #define DMA_LIFCR_CFEIF2_Msk (0x1U << DMA_LIFCR_CFEIF2_Pos) /*!< 0x00010000 */
5908 #define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk
5909 #define DMA_LIFCR_CTCIF1_Pos (11U)
5910 #define DMA_LIFCR_CTCIF1_Msk (0x1U << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
5911 #define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk
5912 #define DMA_LIFCR_CHTIF1_Pos (10U)
5913 #define DMA_LIFCR_CHTIF1_Msk (0x1U << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
5914 #define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk
5915 #define DMA_LIFCR_CTEIF1_Pos (9U)
5916 #define DMA_LIFCR_CTEIF1_Msk (0x1U << DMA_LIFCR_CTEIF1_Pos) /*!< 0x00000200 */
5917 #define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk
5918 #define DMA_LIFCR_CDMEIF1_Pos (8U)
5919 #define DMA_LIFCR_CDMEIF1_Msk (0x1U << DMA_LIFCR_CDMEIF1_Pos) /*!< 0x00000100 */
5920 #define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk
5921 #define DMA_LIFCR_CFEIF1_Pos (6U)
5922 #define DMA_LIFCR_CFEIF1_Msk (0x1U << DMA_LIFCR_CFEIF1_Pos) /*!< 0x00000040 */
5923 #define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk
5924 #define DMA_LIFCR_CTCIF0_Pos (5U)
5925 #define DMA_LIFCR_CTCIF0_Msk (0x1U << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */
5926 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
5927 #define DMA_LIFCR_CHTIF0_Pos (4U)
5928 #define DMA_LIFCR_CHTIF0_Msk (0x1U << DMA_LIFCR_CHTIF0_Pos) /*!< 0x00000010 */
5929 #define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk
5930 #define DMA_LIFCR_CTEIF0_Pos (3U)
5931 #define DMA_LIFCR_CTEIF0_Msk (0x1U << DMA_LIFCR_CTEIF0_Pos) /*!< 0x00000008 */
5932 #define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk
5933 #define DMA_LIFCR_CDMEIF0_Pos (2U)
5934 #define DMA_LIFCR_CDMEIF0_Msk (0x1U << DMA_LIFCR_CDMEIF0_Pos) /*!< 0x00000004 */
5935 #define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk
5936 #define DMA_LIFCR_CFEIF0_Pos (0U)
5937 #define DMA_LIFCR_CFEIF0_Msk (0x1U << DMA_LIFCR_CFEIF0_Pos) /*!< 0x00000001 */
5938 #define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk
5939
5940 /******************** Bits definition for DMA_HIFCR register ****************/
5941 #define DMA_HIFCR_CTCIF7_Pos (27U)
5942 #define DMA_HIFCR_CTCIF7_Msk (0x1U << DMA_HIFCR_CTCIF7_Pos) /*!< 0x08000000 */
5943 #define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk
5944 #define DMA_HIFCR_CHTIF7_Pos (26U)
5945 #define DMA_HIFCR_CHTIF7_Msk (0x1U << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
5946 #define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk
5947 #define DMA_HIFCR_CTEIF7_Pos (25U)
5948 #define DMA_HIFCR_CTEIF7_Msk (0x1U << DMA_HIFCR_CTEIF7_Pos) /*!< 0x02000000 */
5949 #define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk
5950 #define DMA_HIFCR_CDMEIF7_Pos (24U)
5951 #define DMA_HIFCR_CDMEIF7_Msk (0x1U << DMA_HIFCR_CDMEIF7_Pos) /*!< 0x01000000 */
5952 #define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk
5953 #define DMA_HIFCR_CFEIF7_Pos (22U)
5954 #define DMA_HIFCR_CFEIF7_Msk (0x1U << DMA_HIFCR_CFEIF7_Pos) /*!< 0x00400000 */
5955 #define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk
5956 #define DMA_HIFCR_CTCIF6_Pos (21U)
5957 #define DMA_HIFCR_CTCIF6_Msk (0x1U << DMA_HIFCR_CTCIF6_Pos) /*!< 0x00200000 */
5958 #define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk
5959 #define DMA_HIFCR_CHTIF6_Pos (20U)
5960 #define DMA_HIFCR_CHTIF6_Msk (0x1U << DMA_HIFCR_CHTIF6_Pos) /*!< 0x00100000 */
5961 #define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk
5962 #define DMA_HIFCR_CTEIF6_Pos (19U)
5963 #define DMA_HIFCR_CTEIF6_Msk (0x1U << DMA_HIFCR_CTEIF6_Pos) /*!< 0x00080000 */
5964 #define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk
5965 #define DMA_HIFCR_CDMEIF6_Pos (18U)
5966 #define DMA_HIFCR_CDMEIF6_Msk (0x1U << DMA_HIFCR_CDMEIF6_Pos) /*!< 0x00040000 */
5967 #define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk
5968 #define DMA_HIFCR_CFEIF6_Pos (16U)
5969 #define DMA_HIFCR_CFEIF6_Msk (0x1U << DMA_HIFCR_CFEIF6_Pos) /*!< 0x00010000 */
5970 #define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk
5971 #define DMA_HIFCR_CTCIF5_Pos (11U)
5972 #define DMA_HIFCR_CTCIF5_Msk (0x1U << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
5973 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
5974 #define DMA_HIFCR_CHTIF5_Pos (10U)
5975 #define DMA_HIFCR_CHTIF5_Msk (0x1U << DMA_HIFCR_CHTIF5_Pos) /*!< 0x00000400 */
5976 #define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk
5977 #define DMA_HIFCR_CTEIF5_Pos (9U)
5978 #define DMA_HIFCR_CTEIF5_Msk (0x1U << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
5979 #define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk
5980 #define DMA_HIFCR_CDMEIF5_Pos (8U)
5981 #define DMA_HIFCR_CDMEIF5_Msk (0x1U << DMA_HIFCR_CDMEIF5_Pos) /*!< 0x00000100 */
5982 #define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk
5983 #define DMA_HIFCR_CFEIF5_Pos (6U)
5984 #define DMA_HIFCR_CFEIF5_Msk (0x1U << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
5985 #define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk
5986 #define DMA_HIFCR_CTCIF4_Pos (5U)
5987 #define DMA_HIFCR_CTCIF4_Msk (0x1U << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
5988 #define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk
5989 #define DMA_HIFCR_CHTIF4_Pos (4U)
5990 #define DMA_HIFCR_CHTIF4_Msk (0x1U << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
5991 #define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk
5992 #define DMA_HIFCR_CTEIF4_Pos (3U)
5993 #define DMA_HIFCR_CTEIF4_Msk (0x1U << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
5994 #define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk
5995 #define DMA_HIFCR_CDMEIF4_Pos (2U)
5996 #define DMA_HIFCR_CDMEIF4_Msk (0x1U << DMA_HIFCR_CDMEIF4_Pos) /*!< 0x00000004 */
5997 #define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk
5998 #define DMA_HIFCR_CFEIF4_Pos (0U)
5999 #define DMA_HIFCR_CFEIF4_Msk (0x1U << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
6000 #define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk
6001
6002 /****************** Bit definition for DMA_SxPAR register ********************/
6003 #define DMA_SxPAR_PA_Pos (0U)
6004 #define DMA_SxPAR_PA_Msk (0xFFFFFFFFU << DMA_SxPAR_PA_Pos) /*!< 0xFFFFFFFF */
6005 #define DMA_SxPAR_PA DMA_SxPAR_PA_Msk /*!< Peripheral Address */
6006
6007 /****************** Bit definition for DMA_SxM0AR register ********************/
6008 #define DMA_SxM0AR_M0A_Pos (0U)
6009 #define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFU << DMA_SxM0AR_M0A_Pos) /*!< 0xFFFFFFFF */
6010 #define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk /*!< Memory Address */
6011
6012 /****************** Bit definition for DMA_SxM1AR register ********************/
6013 #define DMA_SxM1AR_M1A_Pos (0U)
6014 #define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFU << DMA_SxM1AR_M1A_Pos) /*!< 0xFFFFFFFF */
6015 #define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk /*!< Memory Address */
6016
6017
6018 /******************************************************************************/
6019 /* */
6020 /* External Interrupt/Event Controller */
6021 /* */
6022 /******************************************************************************/
6023 /******************* Bit definition for EXTI_IMR register *******************/
6024 #define EXTI_IMR_MR0_Pos (0U)
6025 #define EXTI_IMR_MR0_Msk (0x1U << EXTI_IMR_MR0_Pos) /*!< 0x00000001 */
6026 #define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk /*!< Interrupt Mask on line 0 */
6027 #define EXTI_IMR_MR1_Pos (1U)
6028 #define EXTI_IMR_MR1_Msk (0x1U << EXTI_IMR_MR1_Pos) /*!< 0x00000002 */
6029 #define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk /*!< Interrupt Mask on line 1 */
6030 #define EXTI_IMR_MR2_Pos (2U)
6031 #define EXTI_IMR_MR2_Msk (0x1U << EXTI_IMR_MR2_Pos) /*!< 0x00000004 */
6032 #define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk /*!< Interrupt Mask on line 2 */
6033 #define EXTI_IMR_MR3_Pos (3U)
6034 #define EXTI_IMR_MR3_Msk (0x1U << EXTI_IMR_MR3_Pos) /*!< 0x00000008 */
6035 #define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk /*!< Interrupt Mask on line 3 */
6036 #define EXTI_IMR_MR4_Pos (4U)
6037 #define EXTI_IMR_MR4_Msk (0x1U << EXTI_IMR_MR4_Pos) /*!< 0x00000010 */
6038 #define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk /*!< Interrupt Mask on line 4 */
6039 #define EXTI_IMR_MR5_Pos (5U)
6040 #define EXTI_IMR_MR5_Msk (0x1U << EXTI_IMR_MR5_Pos) /*!< 0x00000020 */
6041 #define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk /*!< Interrupt Mask on line 5 */
6042 #define EXTI_IMR_MR6_Pos (6U)
6043 #define EXTI_IMR_MR6_Msk (0x1U << EXTI_IMR_MR6_Pos) /*!< 0x00000040 */
6044 #define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk /*!< Interrupt Mask on line 6 */
6045 #define EXTI_IMR_MR7_Pos (7U)
6046 #define EXTI_IMR_MR7_Msk (0x1U << EXTI_IMR_MR7_Pos) /*!< 0x00000080 */
6047 #define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk /*!< Interrupt Mask on line 7 */
6048 #define EXTI_IMR_MR8_Pos (8U)
6049 #define EXTI_IMR_MR8_Msk (0x1U << EXTI_IMR_MR8_Pos) /*!< 0x00000100 */
6050 #define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk /*!< Interrupt Mask on line 8 */
6051 #define EXTI_IMR_MR9_Pos (9U)
6052 #define EXTI_IMR_MR9_Msk (0x1U << EXTI_IMR_MR9_Pos) /*!< 0x00000200 */
6053 #define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk /*!< Interrupt Mask on line 9 */
6054 #define EXTI_IMR_MR10_Pos (10U)
6055 #define EXTI_IMR_MR10_Msk (0x1U << EXTI_IMR_MR10_Pos) /*!< 0x00000400 */
6056 #define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk /*!< Interrupt Mask on line 10 */
6057 #define EXTI_IMR_MR11_Pos (11U)
6058 #define EXTI_IMR_MR11_Msk (0x1U << EXTI_IMR_MR11_Pos) /*!< 0x00000800 */
6059 #define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk /*!< Interrupt Mask on line 11 */
6060 #define EXTI_IMR_MR12_Pos (12U)
6061 #define EXTI_IMR_MR12_Msk (0x1U << EXTI_IMR_MR12_Pos) /*!< 0x00001000 */
6062 #define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk /*!< Interrupt Mask on line 12 */
6063 #define EXTI_IMR_MR13_Pos (13U)
6064 #define EXTI_IMR_MR13_Msk (0x1U << EXTI_IMR_MR13_Pos) /*!< 0x00002000 */
6065 #define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk /*!< Interrupt Mask on line 13 */
6066 #define EXTI_IMR_MR14_Pos (14U)
6067 #define EXTI_IMR_MR14_Msk (0x1U << EXTI_IMR_MR14_Pos) /*!< 0x00004000 */
6068 #define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk /*!< Interrupt Mask on line 14 */
6069 #define EXTI_IMR_MR15_Pos (15U)
6070 #define EXTI_IMR_MR15_Msk (0x1U << EXTI_IMR_MR15_Pos) /*!< 0x00008000 */
6071 #define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk /*!< Interrupt Mask on line 15 */
6072 #define EXTI_IMR_MR16_Pos (16U)
6073 #define EXTI_IMR_MR16_Msk (0x1U << EXTI_IMR_MR16_Pos) /*!< 0x00010000 */
6074 #define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk /*!< Interrupt Mask on line 16 */
6075 #define EXTI_IMR_MR17_Pos (17U)
6076 #define EXTI_IMR_MR17_Msk (0x1U << EXTI_IMR_MR17_Pos) /*!< 0x00020000 */
6077 #define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk /*!< Interrupt Mask on line 17 */
6078 #define EXTI_IMR_MR18_Pos (18U)
6079 #define EXTI_IMR_MR18_Msk (0x1U << EXTI_IMR_MR18_Pos) /*!< 0x00040000 */
6080 #define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk /*!< Interrupt Mask on line 18 */
6081 #define EXTI_IMR_MR19_Pos (19U)
6082 #define EXTI_IMR_MR19_Msk (0x1U << EXTI_IMR_MR19_Pos) /*!< 0x00080000 */
6083 #define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk /*!< Interrupt Mask on line 19 */
6084 #define EXTI_IMR_MR20_Pos (20U)
6085 #define EXTI_IMR_MR20_Msk (0x1U << EXTI_IMR_MR20_Pos) /*!< 0x00100000 */
6086 #define EXTI_IMR_MR20 EXTI_IMR_MR20_Msk /*!< Interrupt Mask on line 20 */
6087 #define EXTI_IMR_MR21_Pos (21U)
6088 #define EXTI_IMR_MR21_Msk (0x1U << EXTI_IMR_MR21_Pos) /*!< 0x00200000 */
6089 #define EXTI_IMR_MR21 EXTI_IMR_MR21_Msk /*!< Interrupt Mask on line 21 */
6090 #define EXTI_IMR_MR22_Pos (22U)
6091 #define EXTI_IMR_MR22_Msk (0x1U << EXTI_IMR_MR22_Pos) /*!< 0x00400000 */
6092 #define EXTI_IMR_MR22 EXTI_IMR_MR22_Msk /*!< Interrupt Mask on line 22 */
6093
6094 /* Reference Defines */
6095 #define EXTI_IMR_IM0 EXTI_IMR_MR0
6096 #define EXTI_IMR_IM1 EXTI_IMR_MR1
6097 #define EXTI_IMR_IM2 EXTI_IMR_MR2
6098 #define EXTI_IMR_IM3 EXTI_IMR_MR3
6099 #define EXTI_IMR_IM4 EXTI_IMR_MR4
6100 #define EXTI_IMR_IM5 EXTI_IMR_MR5
6101 #define EXTI_IMR_IM6 EXTI_IMR_MR6
6102 #define EXTI_IMR_IM7 EXTI_IMR_MR7
6103 #define EXTI_IMR_IM8 EXTI_IMR_MR8
6104 #define EXTI_IMR_IM9 EXTI_IMR_MR9
6105 #define EXTI_IMR_IM10 EXTI_IMR_MR10
6106 #define EXTI_IMR_IM11 EXTI_IMR_MR11
6107 #define EXTI_IMR_IM12 EXTI_IMR_MR12
6108 #define EXTI_IMR_IM13 EXTI_IMR_MR13
6109 #define EXTI_IMR_IM14 EXTI_IMR_MR14
6110 #define EXTI_IMR_IM15 EXTI_IMR_MR15
6111 #define EXTI_IMR_IM16 EXTI_IMR_MR16
6112 #define EXTI_IMR_IM17 EXTI_IMR_MR17
6113 #define EXTI_IMR_IM18 EXTI_IMR_MR18
6114 #define EXTI_IMR_IM19 EXTI_IMR_MR19
6115 #define EXTI_IMR_IM20 EXTI_IMR_MR20
6116 #define EXTI_IMR_IM21 EXTI_IMR_MR21
6117 #define EXTI_IMR_IM22 EXTI_IMR_MR22
6118 #define EXTI_IMR_IM_Pos (0U)
6119 #define EXTI_IMR_IM_Msk (0x7FFFFFU << EXTI_IMR_IM_Pos) /*!< 0x007FFFFF */
6120 #define EXTI_IMR_IM EXTI_IMR_IM_Msk /*!< Interrupt Mask All */
6121
6122 /******************* Bit definition for EXTI_EMR register *******************/
6123 #define EXTI_EMR_MR0_Pos (0U)
6124 #define EXTI_EMR_MR0_Msk (0x1U << EXTI_EMR_MR0_Pos) /*!< 0x00000001 */
6125 #define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk /*!< Event Mask on line 0 */
6126 #define EXTI_EMR_MR1_Pos (1U)
6127 #define EXTI_EMR_MR1_Msk (0x1U << EXTI_EMR_MR1_Pos) /*!< 0x00000002 */
6128 #define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk /*!< Event Mask on line 1 */
6129 #define EXTI_EMR_MR2_Pos (2U)
6130 #define EXTI_EMR_MR2_Msk (0x1U << EXTI_EMR_MR2_Pos) /*!< 0x00000004 */
6131 #define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk /*!< Event Mask on line 2 */
6132 #define EXTI_EMR_MR3_Pos (3U)
6133 #define EXTI_EMR_MR3_Msk (0x1U << EXTI_EMR_MR3_Pos) /*!< 0x00000008 */
6134 #define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk /*!< Event Mask on line 3 */
6135 #define EXTI_EMR_MR4_Pos (4U)
6136 #define EXTI_EMR_MR4_Msk (0x1U << EXTI_EMR_MR4_Pos) /*!< 0x00000010 */
6137 #define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk /*!< Event Mask on line 4 */
6138 #define EXTI_EMR_MR5_Pos (5U)
6139 #define EXTI_EMR_MR5_Msk (0x1U << EXTI_EMR_MR5_Pos) /*!< 0x00000020 */
6140 #define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk /*!< Event Mask on line 5 */
6141 #define EXTI_EMR_MR6_Pos (6U)
6142 #define EXTI_EMR_MR6_Msk (0x1U << EXTI_EMR_MR6_Pos) /*!< 0x00000040 */
6143 #define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk /*!< Event Mask on line 6 */
6144 #define EXTI_EMR_MR7_Pos (7U)
6145 #define EXTI_EMR_MR7_Msk (0x1U << EXTI_EMR_MR7_Pos) /*!< 0x00000080 */
6146 #define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk /*!< Event Mask on line 7 */
6147 #define EXTI_EMR_MR8_Pos (8U)
6148 #define EXTI_EMR_MR8_Msk (0x1U << EXTI_EMR_MR8_Pos) /*!< 0x00000100 */
6149 #define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk /*!< Event Mask on line 8 */
6150 #define EXTI_EMR_MR9_Pos (9U)
6151 #define EXTI_EMR_MR9_Msk (0x1U << EXTI_EMR_MR9_Pos) /*!< 0x00000200 */
6152 #define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk /*!< Event Mask on line 9 */
6153 #define EXTI_EMR_MR10_Pos (10U)
6154 #define EXTI_EMR_MR10_Msk (0x1U << EXTI_EMR_MR10_Pos) /*!< 0x00000400 */
6155 #define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk /*!< Event Mask on line 10 */
6156 #define EXTI_EMR_MR11_Pos (11U)
6157 #define EXTI_EMR_MR11_Msk (0x1U << EXTI_EMR_MR11_Pos) /*!< 0x00000800 */
6158 #define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk /*!< Event Mask on line 11 */
6159 #define EXTI_EMR_MR12_Pos (12U)
6160 #define EXTI_EMR_MR12_Msk (0x1U << EXTI_EMR_MR12_Pos) /*!< 0x00001000 */
6161 #define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk /*!< Event Mask on line 12 */
6162 #define EXTI_EMR_MR13_Pos (13U)
6163 #define EXTI_EMR_MR13_Msk (0x1U << EXTI_EMR_MR13_Pos) /*!< 0x00002000 */
6164 #define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk /*!< Event Mask on line 13 */
6165 #define EXTI_EMR_MR14_Pos (14U)
6166 #define EXTI_EMR_MR14_Msk (0x1U << EXTI_EMR_MR14_Pos) /*!< 0x00004000 */
6167 #define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk /*!< Event Mask on line 14 */
6168 #define EXTI_EMR_MR15_Pos (15U)
6169 #define EXTI_EMR_MR15_Msk (0x1U << EXTI_EMR_MR15_Pos) /*!< 0x00008000 */
6170 #define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk /*!< Event Mask on line 15 */
6171 #define EXTI_EMR_MR16_Pos (16U)
6172 #define EXTI_EMR_MR16_Msk (0x1U << EXTI_EMR_MR16_Pos) /*!< 0x00010000 */
6173 #define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk /*!< Event Mask on line 16 */
6174 #define EXTI_EMR_MR17_Pos (17U)
6175 #define EXTI_EMR_MR17_Msk (0x1U << EXTI_EMR_MR17_Pos) /*!< 0x00020000 */
6176 #define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk /*!< Event Mask on line 17 */
6177 #define EXTI_EMR_MR18_Pos (18U)
6178 #define EXTI_EMR_MR18_Msk (0x1U << EXTI_EMR_MR18_Pos) /*!< 0x00040000 */
6179 #define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk /*!< Event Mask on line 18 */
6180 #define EXTI_EMR_MR19_Pos (19U)
6181 #define EXTI_EMR_MR19_Msk (0x1U << EXTI_EMR_MR19_Pos) /*!< 0x00080000 */
6182 #define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk /*!< Event Mask on line 19 */
6183 #define EXTI_EMR_MR20_Pos (20U)
6184 #define EXTI_EMR_MR20_Msk (0x1U << EXTI_EMR_MR20_Pos) /*!< 0x00100000 */
6185 #define EXTI_EMR_MR20 EXTI_EMR_MR20_Msk /*!< Event Mask on line 20 */
6186 #define EXTI_EMR_MR21_Pos (21U)
6187 #define EXTI_EMR_MR21_Msk (0x1U << EXTI_EMR_MR21_Pos) /*!< 0x00200000 */
6188 #define EXTI_EMR_MR21 EXTI_EMR_MR21_Msk /*!< Event Mask on line 21 */
6189 #define EXTI_EMR_MR22_Pos (22U)
6190 #define EXTI_EMR_MR22_Msk (0x1U << EXTI_EMR_MR22_Pos) /*!< 0x00400000 */
6191 #define EXTI_EMR_MR22 EXTI_EMR_MR22_Msk /*!< Event Mask on line 22 */
6192
6193 /* Reference Defines */
6194 #define EXTI_EMR_EM0 EXTI_EMR_MR0
6195 #define EXTI_EMR_EM1 EXTI_EMR_MR1
6196 #define EXTI_EMR_EM2 EXTI_EMR_MR2
6197 #define EXTI_EMR_EM3 EXTI_EMR_MR3
6198 #define EXTI_EMR_EM4 EXTI_EMR_MR4
6199 #define EXTI_EMR_EM5 EXTI_EMR_MR5
6200 #define EXTI_EMR_EM6 EXTI_EMR_MR6
6201 #define EXTI_EMR_EM7 EXTI_EMR_MR7
6202 #define EXTI_EMR_EM8 EXTI_EMR_MR8
6203 #define EXTI_EMR_EM9 EXTI_EMR_MR9
6204 #define EXTI_EMR_EM10 EXTI_EMR_MR10
6205 #define EXTI_EMR_EM11 EXTI_EMR_MR11
6206 #define EXTI_EMR_EM12 EXTI_EMR_MR12
6207 #define EXTI_EMR_EM13 EXTI_EMR_MR13
6208 #define EXTI_EMR_EM14 EXTI_EMR_MR14
6209 #define EXTI_EMR_EM15 EXTI_EMR_MR15
6210 #define EXTI_EMR_EM16 EXTI_EMR_MR16
6211 #define EXTI_EMR_EM17 EXTI_EMR_MR17
6212 #define EXTI_EMR_EM18 EXTI_EMR_MR18
6213 #define EXTI_EMR_EM19 EXTI_EMR_MR19
6214 #define EXTI_EMR_EM20 EXTI_EMR_MR20
6215 #define EXTI_EMR_EM21 EXTI_EMR_MR21
6216 #define EXTI_EMR_EM22 EXTI_EMR_MR22
6217
6218 /****************** Bit definition for EXTI_RTSR register *******************/
6219 #define EXTI_RTSR_TR0_Pos (0U)
6220 #define EXTI_RTSR_TR0_Msk (0x1U << EXTI_RTSR_TR0_Pos) /*!< 0x00000001 */
6221 #define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk /*!< Rising trigger event configuration bit of line 0 */
6222 #define EXTI_RTSR_TR1_Pos (1U)
6223 #define EXTI_RTSR_TR1_Msk (0x1U << EXTI_RTSR_TR1_Pos) /*!< 0x00000002 */
6224 #define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk /*!< Rising trigger event configuration bit of line 1 */
6225 #define EXTI_RTSR_TR2_Pos (2U)
6226 #define EXTI_RTSR_TR2_Msk (0x1U << EXTI_RTSR_TR2_Pos) /*!< 0x00000004 */
6227 #define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk /*!< Rising trigger event configuration bit of line 2 */
6228 #define EXTI_RTSR_TR3_Pos (3U)
6229 #define EXTI_RTSR_TR3_Msk (0x1U << EXTI_RTSR_TR3_Pos) /*!< 0x00000008 */
6230 #define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk /*!< Rising trigger event configuration bit of line 3 */
6231 #define EXTI_RTSR_TR4_Pos (4U)
6232 #define EXTI_RTSR_TR4_Msk (0x1U << EXTI_RTSR_TR4_Pos) /*!< 0x00000010 */
6233 #define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk /*!< Rising trigger event configuration bit of line 4 */
6234 #define EXTI_RTSR_TR5_Pos (5U)
6235 #define EXTI_RTSR_TR5_Msk (0x1U << EXTI_RTSR_TR5_Pos) /*!< 0x00000020 */
6236 #define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk /*!< Rising trigger event configuration bit of line 5 */
6237 #define EXTI_RTSR_TR6_Pos (6U)
6238 #define EXTI_RTSR_TR6_Msk (0x1U << EXTI_RTSR_TR6_Pos) /*!< 0x00000040 */
6239 #define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk /*!< Rising trigger event configuration bit of line 6 */
6240 #define EXTI_RTSR_TR7_Pos (7U)
6241 #define EXTI_RTSR_TR7_Msk (0x1U << EXTI_RTSR_TR7_Pos) /*!< 0x00000080 */
6242 #define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk /*!< Rising trigger event configuration bit of line 7 */
6243 #define EXTI_RTSR_TR8_Pos (8U)
6244 #define EXTI_RTSR_TR8_Msk (0x1U << EXTI_RTSR_TR8_Pos) /*!< 0x00000100 */
6245 #define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk /*!< Rising trigger event configuration bit of line 8 */
6246 #define EXTI_RTSR_TR9_Pos (9U)
6247 #define EXTI_RTSR_TR9_Msk (0x1U << EXTI_RTSR_TR9_Pos) /*!< 0x00000200 */
6248 #define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk /*!< Rising trigger event configuration bit of line 9 */
6249 #define EXTI_RTSR_TR10_Pos (10U)
6250 #define EXTI_RTSR_TR10_Msk (0x1U << EXTI_RTSR_TR10_Pos) /*!< 0x00000400 */
6251 #define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk /*!< Rising trigger event configuration bit of line 10 */
6252 #define EXTI_RTSR_TR11_Pos (11U)
6253 #define EXTI_RTSR_TR11_Msk (0x1U << EXTI_RTSR_TR11_Pos) /*!< 0x00000800 */
6254 #define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk /*!< Rising trigger event configuration bit of line 11 */
6255 #define EXTI_RTSR_TR12_Pos (12U)
6256 #define EXTI_RTSR_TR12_Msk (0x1U << EXTI_RTSR_TR12_Pos) /*!< 0x00001000 */
6257 #define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk /*!< Rising trigger event configuration bit of line 12 */
6258 #define EXTI_RTSR_TR13_Pos (13U)
6259 #define EXTI_RTSR_TR13_Msk (0x1U << EXTI_RTSR_TR13_Pos) /*!< 0x00002000 */
6260 #define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk /*!< Rising trigger event configuration bit of line 13 */
6261 #define EXTI_RTSR_TR14_Pos (14U)
6262 #define EXTI_RTSR_TR14_Msk (0x1U << EXTI_RTSR_TR14_Pos) /*!< 0x00004000 */
6263 #define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk /*!< Rising trigger event configuration bit of line 14 */
6264 #define EXTI_RTSR_TR15_Pos (15U)
6265 #define EXTI_RTSR_TR15_Msk (0x1U << EXTI_RTSR_TR15_Pos) /*!< 0x00008000 */
6266 #define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk /*!< Rising trigger event configuration bit of line 15 */
6267 #define EXTI_RTSR_TR16_Pos (16U)
6268 #define EXTI_RTSR_TR16_Msk (0x1U << EXTI_RTSR_TR16_Pos) /*!< 0x00010000 */
6269 #define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk /*!< Rising trigger event configuration bit of line 16 */
6270 #define EXTI_RTSR_TR17_Pos (17U)
6271 #define EXTI_RTSR_TR17_Msk (0x1U << EXTI_RTSR_TR17_Pos) /*!< 0x00020000 */
6272 #define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk /*!< Rising trigger event configuration bit of line 17 */
6273 #define EXTI_RTSR_TR18_Pos (18U)
6274 #define EXTI_RTSR_TR18_Msk (0x1U << EXTI_RTSR_TR18_Pos) /*!< 0x00040000 */
6275 #define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk /*!< Rising trigger event configuration bit of line 18 */
6276 #define EXTI_RTSR_TR19_Pos (19U)
6277 #define EXTI_RTSR_TR19_Msk (0x1U << EXTI_RTSR_TR19_Pos) /*!< 0x00080000 */
6278 #define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk /*!< Rising trigger event configuration bit of line 19 */
6279 #define EXTI_RTSR_TR20_Pos (20U)
6280 #define EXTI_RTSR_TR20_Msk (0x1U << EXTI_RTSR_TR20_Pos) /*!< 0x00100000 */
6281 #define EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk /*!< Rising trigger event configuration bit of line 20 */
6282 #define EXTI_RTSR_TR21_Pos (21U)
6283 #define EXTI_RTSR_TR21_Msk (0x1U << EXTI_RTSR_TR21_Pos) /*!< 0x00200000 */
6284 #define EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk /*!< Rising trigger event configuration bit of line 21 */
6285 #define EXTI_RTSR_TR22_Pos (22U)
6286 #define EXTI_RTSR_TR22_Msk (0x1U << EXTI_RTSR_TR22_Pos) /*!< 0x00400000 */
6287 #define EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk /*!< Rising trigger event configuration bit of line 22 */
6288
6289 /****************** Bit definition for EXTI_FTSR register *******************/
6290 #define EXTI_FTSR_TR0_Pos (0U)
6291 #define EXTI_FTSR_TR0_Msk (0x1U << EXTI_FTSR_TR0_Pos) /*!< 0x00000001 */
6292 #define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk /*!< Falling trigger event configuration bit of line 0 */
6293 #define EXTI_FTSR_TR1_Pos (1U)
6294 #define EXTI_FTSR_TR1_Msk (0x1U << EXTI_FTSR_TR1_Pos) /*!< 0x00000002 */
6295 #define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk /*!< Falling trigger event configuration bit of line 1 */
6296 #define EXTI_FTSR_TR2_Pos (2U)
6297 #define EXTI_FTSR_TR2_Msk (0x1U << EXTI_FTSR_TR2_Pos) /*!< 0x00000004 */
6298 #define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk /*!< Falling trigger event configuration bit of line 2 */
6299 #define EXTI_FTSR_TR3_Pos (3U)
6300 #define EXTI_FTSR_TR3_Msk (0x1U << EXTI_FTSR_TR3_Pos) /*!< 0x00000008 */
6301 #define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk /*!< Falling trigger event configuration bit of line 3 */
6302 #define EXTI_FTSR_TR4_Pos (4U)
6303 #define EXTI_FTSR_TR4_Msk (0x1U << EXTI_FTSR_TR4_Pos) /*!< 0x00000010 */
6304 #define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk /*!< Falling trigger event configuration bit of line 4 */
6305 #define EXTI_FTSR_TR5_Pos (5U)
6306 #define EXTI_FTSR_TR5_Msk (0x1U << EXTI_FTSR_TR5_Pos) /*!< 0x00000020 */
6307 #define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk /*!< Falling trigger event configuration bit of line 5 */
6308 #define EXTI_FTSR_TR6_Pos (6U)
6309 #define EXTI_FTSR_TR6_Msk (0x1U << EXTI_FTSR_TR6_Pos) /*!< 0x00000040 */
6310 #define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk /*!< Falling trigger event configuration bit of line 6 */
6311 #define EXTI_FTSR_TR7_Pos (7U)
6312 #define EXTI_FTSR_TR7_Msk (0x1U << EXTI_FTSR_TR7_Pos) /*!< 0x00000080 */
6313 #define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk /*!< Falling trigger event configuration bit of line 7 */
6314 #define EXTI_FTSR_TR8_Pos (8U)
6315 #define EXTI_FTSR_TR8_Msk (0x1U << EXTI_FTSR_TR8_Pos) /*!< 0x00000100 */
6316 #define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk /*!< Falling trigger event configuration bit of line 8 */
6317 #define EXTI_FTSR_TR9_Pos (9U)
6318 #define EXTI_FTSR_TR9_Msk (0x1U << EXTI_FTSR_TR9_Pos) /*!< 0x00000200 */
6319 #define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk /*!< Falling trigger event configuration bit of line 9 */
6320 #define EXTI_FTSR_TR10_Pos (10U)
6321 #define EXTI_FTSR_TR10_Msk (0x1U << EXTI_FTSR_TR10_Pos) /*!< 0x00000400 */
6322 #define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk /*!< Falling trigger event configuration bit of line 10 */
6323 #define EXTI_FTSR_TR11_Pos (11U)
6324 #define EXTI_FTSR_TR11_Msk (0x1U << EXTI_FTSR_TR11_Pos) /*!< 0x00000800 */
6325 #define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk /*!< Falling trigger event configuration bit of line 11 */
6326 #define EXTI_FTSR_TR12_Pos (12U)
6327 #define EXTI_FTSR_TR12_Msk (0x1U << EXTI_FTSR_TR12_Pos) /*!< 0x00001000 */
6328 #define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk /*!< Falling trigger event configuration bit of line 12 */
6329 #define EXTI_FTSR_TR13_Pos (13U)
6330 #define EXTI_FTSR_TR13_Msk (0x1U << EXTI_FTSR_TR13_Pos) /*!< 0x00002000 */
6331 #define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk /*!< Falling trigger event configuration bit of line 13 */
6332 #define EXTI_FTSR_TR14_Pos (14U)
6333 #define EXTI_FTSR_TR14_Msk (0x1U << EXTI_FTSR_TR14_Pos) /*!< 0x00004000 */
6334 #define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk /*!< Falling trigger event configuration bit of line 14 */
6335 #define EXTI_FTSR_TR15_Pos (15U)
6336 #define EXTI_FTSR_TR15_Msk (0x1U << EXTI_FTSR_TR15_Pos) /*!< 0x00008000 */
6337 #define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk /*!< Falling trigger event configuration bit of line 15 */
6338 #define EXTI_FTSR_TR16_Pos (16U)
6339 #define EXTI_FTSR_TR16_Msk (0x1U << EXTI_FTSR_TR16_Pos) /*!< 0x00010000 */
6340 #define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk /*!< Falling trigger event configuration bit of line 16 */
6341 #define EXTI_FTSR_TR17_Pos (17U)
6342 #define EXTI_FTSR_TR17_Msk (0x1U << EXTI_FTSR_TR17_Pos) /*!< 0x00020000 */
6343 #define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk /*!< Falling trigger event configuration bit of line 17 */
6344 #define EXTI_FTSR_TR18_Pos (18U)
6345 #define EXTI_FTSR_TR18_Msk (0x1U << EXTI_FTSR_TR18_Pos) /*!< 0x00040000 */
6346 #define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk /*!< Falling trigger event configuration bit of line 18 */
6347 #define EXTI_FTSR_TR19_Pos (19U)
6348 #define EXTI_FTSR_TR19_Msk (0x1U << EXTI_FTSR_TR19_Pos) /*!< 0x00080000 */
6349 #define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk /*!< Falling trigger event configuration bit of line 19 */
6350 #define EXTI_FTSR_TR20_Pos (20U)
6351 #define EXTI_FTSR_TR20_Msk (0x1U << EXTI_FTSR_TR20_Pos) /*!< 0x00100000 */
6352 #define EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk /*!< Falling trigger event configuration bit of line 20 */
6353 #define EXTI_FTSR_TR21_Pos (21U)
6354 #define EXTI_FTSR_TR21_Msk (0x1U << EXTI_FTSR_TR21_Pos) /*!< 0x00200000 */
6355 #define EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk /*!< Falling trigger event configuration bit of line 21 */
6356 #define EXTI_FTSR_TR22_Pos (22U)
6357 #define EXTI_FTSR_TR22_Msk (0x1U << EXTI_FTSR_TR22_Pos) /*!< 0x00400000 */
6358 #define EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk /*!< Falling trigger event configuration bit of line 22 */
6359
6360 /****************** Bit definition for EXTI_SWIER register ******************/
6361 #define EXTI_SWIER_SWIER0_Pos (0U)
6362 #define EXTI_SWIER_SWIER0_Msk (0x1U << EXTI_SWIER_SWIER0_Pos) /*!< 0x00000001 */
6363 #define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk /*!< Software Interrupt on line 0 */
6364 #define EXTI_SWIER_SWIER1_Pos (1U)
6365 #define EXTI_SWIER_SWIER1_Msk (0x1U << EXTI_SWIER_SWIER1_Pos) /*!< 0x00000002 */
6366 #define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk /*!< Software Interrupt on line 1 */
6367 #define EXTI_SWIER_SWIER2_Pos (2U)
6368 #define EXTI_SWIER_SWIER2_Msk (0x1U << EXTI_SWIER_SWIER2_Pos) /*!< 0x00000004 */
6369 #define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk /*!< Software Interrupt on line 2 */
6370 #define EXTI_SWIER_SWIER3_Pos (3U)
6371 #define EXTI_SWIER_SWIER3_Msk (0x1U << EXTI_SWIER_SWIER3_Pos) /*!< 0x00000008 */
6372 #define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk /*!< Software Interrupt on line 3 */
6373 #define EXTI_SWIER_SWIER4_Pos (4U)
6374 #define EXTI_SWIER_SWIER4_Msk (0x1U << EXTI_SWIER_SWIER4_Pos) /*!< 0x00000010 */
6375 #define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk /*!< Software Interrupt on line 4 */
6376 #define EXTI_SWIER_SWIER5_Pos (5U)
6377 #define EXTI_SWIER_SWIER5_Msk (0x1U << EXTI_SWIER_SWIER5_Pos) /*!< 0x00000020 */
6378 #define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk /*!< Software Interrupt on line 5 */
6379 #define EXTI_SWIER_SWIER6_Pos (6U)
6380 #define EXTI_SWIER_SWIER6_Msk (0x1U << EXTI_SWIER_SWIER6_Pos) /*!< 0x00000040 */
6381 #define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk /*!< Software Interrupt on line 6 */
6382 #define EXTI_SWIER_SWIER7_Pos (7U)
6383 #define EXTI_SWIER_SWIER7_Msk (0x1U << EXTI_SWIER_SWIER7_Pos) /*!< 0x00000080 */
6384 #define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk /*!< Software Interrupt on line 7 */
6385 #define EXTI_SWIER_SWIER8_Pos (8U)
6386 #define EXTI_SWIER_SWIER8_Msk (0x1U << EXTI_SWIER_SWIER8_Pos) /*!< 0x00000100 */
6387 #define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk /*!< Software Interrupt on line 8 */
6388 #define EXTI_SWIER_SWIER9_Pos (9U)
6389 #define EXTI_SWIER_SWIER9_Msk (0x1U << EXTI_SWIER_SWIER9_Pos) /*!< 0x00000200 */
6390 #define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk /*!< Software Interrupt on line 9 */
6391 #define EXTI_SWIER_SWIER10_Pos (10U)
6392 #define EXTI_SWIER_SWIER10_Msk (0x1U << EXTI_SWIER_SWIER10_Pos) /*!< 0x00000400 */
6393 #define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk /*!< Software Interrupt on line 10 */
6394 #define EXTI_SWIER_SWIER11_Pos (11U)
6395 #define EXTI_SWIER_SWIER11_Msk (0x1U << EXTI_SWIER_SWIER11_Pos) /*!< 0x00000800 */
6396 #define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk /*!< Software Interrupt on line 11 */
6397 #define EXTI_SWIER_SWIER12_Pos (12U)
6398 #define EXTI_SWIER_SWIER12_Msk (0x1U << EXTI_SWIER_SWIER12_Pos) /*!< 0x00001000 */
6399 #define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk /*!< Software Interrupt on line 12 */
6400 #define EXTI_SWIER_SWIER13_Pos (13U)
6401 #define EXTI_SWIER_SWIER13_Msk (0x1U << EXTI_SWIER_SWIER13_Pos) /*!< 0x00002000 */
6402 #define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk /*!< Software Interrupt on line 13 */
6403 #define EXTI_SWIER_SWIER14_Pos (14U)
6404 #define EXTI_SWIER_SWIER14_Msk (0x1U << EXTI_SWIER_SWIER14_Pos) /*!< 0x00004000 */
6405 #define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk /*!< Software Interrupt on line 14 */
6406 #define EXTI_SWIER_SWIER15_Pos (15U)
6407 #define EXTI_SWIER_SWIER15_Msk (0x1U << EXTI_SWIER_SWIER15_Pos) /*!< 0x00008000 */
6408 #define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk /*!< Software Interrupt on line 15 */
6409 #define EXTI_SWIER_SWIER16_Pos (16U)
6410 #define EXTI_SWIER_SWIER16_Msk (0x1U << EXTI_SWIER_SWIER16_Pos) /*!< 0x00010000 */
6411 #define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk /*!< Software Interrupt on line 16 */
6412 #define EXTI_SWIER_SWIER17_Pos (17U)
6413 #define EXTI_SWIER_SWIER17_Msk (0x1U << EXTI_SWIER_SWIER17_Pos) /*!< 0x00020000 */
6414 #define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk /*!< Software Interrupt on line 17 */
6415 #define EXTI_SWIER_SWIER18_Pos (18U)
6416 #define EXTI_SWIER_SWIER18_Msk (0x1U << EXTI_SWIER_SWIER18_Pos) /*!< 0x00040000 */
6417 #define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk /*!< Software Interrupt on line 18 */
6418 #define EXTI_SWIER_SWIER19_Pos (19U)
6419 #define EXTI_SWIER_SWIER19_Msk (0x1U << EXTI_SWIER_SWIER19_Pos) /*!< 0x00080000 */
6420 #define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk /*!< Software Interrupt on line 19 */
6421 #define EXTI_SWIER_SWIER20_Pos (20U)
6422 #define EXTI_SWIER_SWIER20_Msk (0x1U << EXTI_SWIER_SWIER20_Pos) /*!< 0x00100000 */
6423 #define EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk /*!< Software Interrupt on line 20 */
6424 #define EXTI_SWIER_SWIER21_Pos (21U)
6425 #define EXTI_SWIER_SWIER21_Msk (0x1U << EXTI_SWIER_SWIER21_Pos) /*!< 0x00200000 */
6426 #define EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk /*!< Software Interrupt on line 21 */
6427 #define EXTI_SWIER_SWIER22_Pos (22U)
6428 #define EXTI_SWIER_SWIER22_Msk (0x1U << EXTI_SWIER_SWIER22_Pos) /*!< 0x00400000 */
6429 #define EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk /*!< Software Interrupt on line 22 */
6430
6431 /******************* Bit definition for EXTI_PR register ********************/
6432 #define EXTI_PR_PR0_Pos (0U)
6433 #define EXTI_PR_PR0_Msk (0x1U << EXTI_PR_PR0_Pos) /*!< 0x00000001 */
6434 #define EXTI_PR_PR0 EXTI_PR_PR0_Msk /*!< Pending bit for line 0 */
6435 #define EXTI_PR_PR1_Pos (1U)
6436 #define EXTI_PR_PR1_Msk (0x1U << EXTI_PR_PR1_Pos) /*!< 0x00000002 */
6437 #define EXTI_PR_PR1 EXTI_PR_PR1_Msk /*!< Pending bit for line 1 */
6438 #define EXTI_PR_PR2_Pos (2U)
6439 #define EXTI_PR_PR2_Msk (0x1U << EXTI_PR_PR2_Pos) /*!< 0x00000004 */
6440 #define EXTI_PR_PR2 EXTI_PR_PR2_Msk /*!< Pending bit for line 2 */
6441 #define EXTI_PR_PR3_Pos (3U)
6442 #define EXTI_PR_PR3_Msk (0x1U << EXTI_PR_PR3_Pos) /*!< 0x00000008 */
6443 #define EXTI_PR_PR3 EXTI_PR_PR3_Msk /*!< Pending bit for line 3 */
6444 #define EXTI_PR_PR4_Pos (4U)
6445 #define EXTI_PR_PR4_Msk (0x1U << EXTI_PR_PR4_Pos) /*!< 0x00000010 */
6446 #define EXTI_PR_PR4 EXTI_PR_PR4_Msk /*!< Pending bit for line 4 */
6447 #define EXTI_PR_PR5_Pos (5U)
6448 #define EXTI_PR_PR5_Msk (0x1U << EXTI_PR_PR5_Pos) /*!< 0x00000020 */
6449 #define EXTI_PR_PR5 EXTI_PR_PR5_Msk /*!< Pending bit for line 5 */
6450 #define EXTI_PR_PR6_Pos (6U)
6451 #define EXTI_PR_PR6_Msk (0x1U << EXTI_PR_PR6_Pos) /*!< 0x00000040 */
6452 #define EXTI_PR_PR6 EXTI_PR_PR6_Msk /*!< Pending bit for line 6 */
6453 #define EXTI_PR_PR7_Pos (7U)
6454 #define EXTI_PR_PR7_Msk (0x1U << EXTI_PR_PR7_Pos) /*!< 0x00000080 */
6455 #define EXTI_PR_PR7 EXTI_PR_PR7_Msk /*!< Pending bit for line 7 */
6456 #define EXTI_PR_PR8_Pos (8U)
6457 #define EXTI_PR_PR8_Msk (0x1U << EXTI_PR_PR8_Pos) /*!< 0x00000100 */
6458 #define EXTI_PR_PR8 EXTI_PR_PR8_Msk /*!< Pending bit for line 8 */
6459 #define EXTI_PR_PR9_Pos (9U)
6460 #define EXTI_PR_PR9_Msk (0x1U << EXTI_PR_PR9_Pos) /*!< 0x00000200 */
6461 #define EXTI_PR_PR9 EXTI_PR_PR9_Msk /*!< Pending bit for line 9 */
6462 #define EXTI_PR_PR10_Pos (10U)
6463 #define EXTI_PR_PR10_Msk (0x1U << EXTI_PR_PR10_Pos) /*!< 0x00000400 */
6464 #define EXTI_PR_PR10 EXTI_PR_PR10_Msk /*!< Pending bit for line 10 */
6465 #define EXTI_PR_PR11_Pos (11U)
6466 #define EXTI_PR_PR11_Msk (0x1U << EXTI_PR_PR11_Pos) /*!< 0x00000800 */
6467 #define EXTI_PR_PR11 EXTI_PR_PR11_Msk /*!< Pending bit for line 11 */
6468 #define EXTI_PR_PR12_Pos (12U)
6469 #define EXTI_PR_PR12_Msk (0x1U << EXTI_PR_PR12_Pos) /*!< 0x00001000 */
6470 #define EXTI_PR_PR12 EXTI_PR_PR12_Msk /*!< Pending bit for line 12 */
6471 #define EXTI_PR_PR13_Pos (13U)
6472 #define EXTI_PR_PR13_Msk (0x1U << EXTI_PR_PR13_Pos) /*!< 0x00002000 */
6473 #define EXTI_PR_PR13 EXTI_PR_PR13_Msk /*!< Pending bit for line 13 */
6474 #define EXTI_PR_PR14_Pos (14U)
6475 #define EXTI_PR_PR14_Msk (0x1U << EXTI_PR_PR14_Pos) /*!< 0x00004000 */
6476 #define EXTI_PR_PR14 EXTI_PR_PR14_Msk /*!< Pending bit for line 14 */
6477 #define EXTI_PR_PR15_Pos (15U)
6478 #define EXTI_PR_PR15_Msk (0x1U << EXTI_PR_PR15_Pos) /*!< 0x00008000 */
6479 #define EXTI_PR_PR15 EXTI_PR_PR15_Msk /*!< Pending bit for line 15 */
6480 #define EXTI_PR_PR16_Pos (16U)
6481 #define EXTI_PR_PR16_Msk (0x1U << EXTI_PR_PR16_Pos) /*!< 0x00010000 */
6482 #define EXTI_PR_PR16 EXTI_PR_PR16_Msk /*!< Pending bit for line 16 */
6483 #define EXTI_PR_PR17_Pos (17U)
6484 #define EXTI_PR_PR17_Msk (0x1U << EXTI_PR_PR17_Pos) /*!< 0x00020000 */
6485 #define EXTI_PR_PR17 EXTI_PR_PR17_Msk /*!< Pending bit for line 17 */
6486 #define EXTI_PR_PR18_Pos (18U)
6487 #define EXTI_PR_PR18_Msk (0x1U << EXTI_PR_PR18_Pos) /*!< 0x00040000 */
6488 #define EXTI_PR_PR18 EXTI_PR_PR18_Msk /*!< Pending bit for line 18 */
6489 #define EXTI_PR_PR19_Pos (19U)
6490 #define EXTI_PR_PR19_Msk (0x1U << EXTI_PR_PR19_Pos) /*!< 0x00080000 */
6491 #define EXTI_PR_PR19 EXTI_PR_PR19_Msk /*!< Pending bit for line 19 */
6492 #define EXTI_PR_PR20_Pos (20U)
6493 #define EXTI_PR_PR20_Msk (0x1U << EXTI_PR_PR20_Pos) /*!< 0x00100000 */
6494 #define EXTI_PR_PR20 EXTI_PR_PR20_Msk /*!< Pending bit for line 20 */
6495 #define EXTI_PR_PR21_Pos (21U)
6496 #define EXTI_PR_PR21_Msk (0x1U << EXTI_PR_PR21_Pos) /*!< 0x00200000 */
6497 #define EXTI_PR_PR21 EXTI_PR_PR21_Msk /*!< Pending bit for line 21 */
6498 #define EXTI_PR_PR22_Pos (22U)
6499 #define EXTI_PR_PR22_Msk (0x1U << EXTI_PR_PR22_Pos) /*!< 0x00400000 */
6500 #define EXTI_PR_PR22 EXTI_PR_PR22_Msk /*!< Pending bit for line 22 */
6501
6502 /******************************************************************************/
6503 /* */
6504 /* FLASH */
6505 /* */
6506 /******************************************************************************/
6507 /******************* Bits definition for FLASH_ACR register *****************/
6508 #define FLASH_ACR_LATENCY_Pos (0U)
6509 #define FLASH_ACR_LATENCY_Msk (0xFU << FLASH_ACR_LATENCY_Pos) /*!< 0x0000000F */
6510 #define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
6511 #define FLASH_ACR_LATENCY_0WS 0x00000000U
6512 #define FLASH_ACR_LATENCY_1WS 0x00000001U
6513 #define FLASH_ACR_LATENCY_2WS 0x00000002U
6514 #define FLASH_ACR_LATENCY_3WS 0x00000003U
6515 #define FLASH_ACR_LATENCY_4WS 0x00000004U
6516 #define FLASH_ACR_LATENCY_5WS 0x00000005U
6517 #define FLASH_ACR_LATENCY_6WS 0x00000006U
6518 #define FLASH_ACR_LATENCY_7WS 0x00000007U
6519
6520 #define FLASH_ACR_PRFTEN_Pos (8U)
6521 #define FLASH_ACR_PRFTEN_Msk (0x1U << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */
6522 #define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk
6523 #define FLASH_ACR_ICEN_Pos (9U)
6524 #define FLASH_ACR_ICEN_Msk (0x1U << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */
6525 #define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk
6526 #define FLASH_ACR_DCEN_Pos (10U)
6527 #define FLASH_ACR_DCEN_Msk (0x1U << FLASH_ACR_DCEN_Pos) /*!< 0x00000400 */
6528 #define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk
6529 #define FLASH_ACR_ICRST_Pos (11U)
6530 #define FLASH_ACR_ICRST_Msk (0x1U << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */
6531 #define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk
6532 #define FLASH_ACR_DCRST_Pos (12U)
6533 #define FLASH_ACR_DCRST_Msk (0x1U << FLASH_ACR_DCRST_Pos) /*!< 0x00001000 */
6534 #define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk
6535 #define FLASH_ACR_BYTE0_ADDRESS_Pos (10U)
6536 #define FLASH_ACR_BYTE0_ADDRESS_Msk (0x10008FU << FLASH_ACR_BYTE0_ADDRESS_Pos) /*!< 0x40023C00 */
6537 #define FLASH_ACR_BYTE0_ADDRESS FLASH_ACR_BYTE0_ADDRESS_Msk
6538 #define FLASH_ACR_BYTE2_ADDRESS_Pos (0U)
6539 #define FLASH_ACR_BYTE2_ADDRESS_Msk (0x40023C03U << FLASH_ACR_BYTE2_ADDRESS_Pos) /*!< 0x40023C03 */
6540 #define FLASH_ACR_BYTE2_ADDRESS FLASH_ACR_BYTE2_ADDRESS_Msk
6541
6542 /******************* Bits definition for FLASH_SR register ******************/
6543 #define FLASH_SR_EOP_Pos (0U)
6544 #define FLASH_SR_EOP_Msk (0x1U << FLASH_SR_EOP_Pos) /*!< 0x00000001 */
6545 #define FLASH_SR_EOP FLASH_SR_EOP_Msk
6546 #define FLASH_SR_SOP_Pos (1U)
6547 #define FLASH_SR_SOP_Msk (0x1U << FLASH_SR_SOP_Pos) /*!< 0x00000002 */
6548 #define FLASH_SR_SOP FLASH_SR_SOP_Msk
6549 #define FLASH_SR_WRPERR_Pos (4U)
6550 #define FLASH_SR_WRPERR_Msk (0x1U << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */
6551 #define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk
6552 #define FLASH_SR_PGAERR_Pos (5U)
6553 #define FLASH_SR_PGAERR_Msk (0x1U << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */
6554 #define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk
6555 #define FLASH_SR_PGPERR_Pos (6U)
6556 #define FLASH_SR_PGPERR_Msk (0x1U << FLASH_SR_PGPERR_Pos) /*!< 0x00000040 */
6557 #define FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk
6558 #define FLASH_SR_PGSERR_Pos (7U)
6559 #define FLASH_SR_PGSERR_Msk (0x1U << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */
6560 #define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk
6561 #define FLASH_SR_RDERR_Pos (8U)
6562 #define FLASH_SR_RDERR_Msk (0x1U << FLASH_SR_RDERR_Pos) /*!< 0x00000100 */
6563 #define FLASH_SR_RDERR FLASH_SR_RDERR_Msk
6564 #define FLASH_SR_BSY_Pos (16U)
6565 #define FLASH_SR_BSY_Msk (0x1U << FLASH_SR_BSY_Pos) /*!< 0x00010000 */
6566 #define FLASH_SR_BSY FLASH_SR_BSY_Msk
6567
6568 /******************* Bits definition for FLASH_CR register ******************/
6569 #define FLASH_CR_PG_Pos (0U)
6570 #define FLASH_CR_PG_Msk (0x1U << FLASH_CR_PG_Pos) /*!< 0x00000001 */
6571 #define FLASH_CR_PG FLASH_CR_PG_Msk
6572 #define FLASH_CR_SER_Pos (1U)
6573 #define FLASH_CR_SER_Msk (0x1U << FLASH_CR_SER_Pos) /*!< 0x00000002 */
6574 #define FLASH_CR_SER FLASH_CR_SER_Msk
6575 #define FLASH_CR_MER_Pos (2U)
6576 #define FLASH_CR_MER_Msk (0x1U << FLASH_CR_MER_Pos) /*!< 0x00000004 */
6577 #define FLASH_CR_MER FLASH_CR_MER_Msk
6578 #define FLASH_CR_SNB_Pos (3U)
6579 #define FLASH_CR_SNB_Msk (0x1FU << FLASH_CR_SNB_Pos) /*!< 0x000000F8 */
6580 #define FLASH_CR_SNB FLASH_CR_SNB_Msk
6581 #define FLASH_CR_SNB_0 (0x01U << FLASH_CR_SNB_Pos) /*!< 0x00000008 */
6582 #define FLASH_CR_SNB_1 (0x02U << FLASH_CR_SNB_Pos) /*!< 0x00000010 */
6583 #define FLASH_CR_SNB_2 (0x04U << FLASH_CR_SNB_Pos) /*!< 0x00000020 */
6584 #define FLASH_CR_SNB_3 (0x08U << FLASH_CR_SNB_Pos) /*!< 0x00000040 */
6585 #define FLASH_CR_SNB_4 (0x10U << FLASH_CR_SNB_Pos) /*!< 0x00000080 */
6586 #define FLASH_CR_PSIZE_Pos (8U)
6587 #define FLASH_CR_PSIZE_Msk (0x3U << FLASH_CR_PSIZE_Pos) /*!< 0x00000300 */
6588 #define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk
6589 #define FLASH_CR_PSIZE_0 (0x1U << FLASH_CR_PSIZE_Pos) /*!< 0x00000100 */
6590 #define FLASH_CR_PSIZE_1 (0x2U << FLASH_CR_PSIZE_Pos) /*!< 0x00000200 */
6591 #define FLASH_CR_STRT_Pos (16U)
6592 #define FLASH_CR_STRT_Msk (0x1U << FLASH_CR_STRT_Pos) /*!< 0x00010000 */
6593 #define FLASH_CR_STRT FLASH_CR_STRT_Msk
6594 #define FLASH_CR_EOPIE_Pos (24U)
6595 #define FLASH_CR_EOPIE_Msk (0x1U << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */
6596 #define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk
6597 #define FLASH_CR_LOCK_Pos (31U)
6598 #define FLASH_CR_LOCK_Msk (0x1U << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */
6599 #define FLASH_CR_LOCK FLASH_CR_LOCK_Msk
6600
6601 /******************* Bits definition for FLASH_OPTCR register ***************/
6602 #define FLASH_OPTCR_OPTLOCK_Pos (0U)
6603 #define FLASH_OPTCR_OPTLOCK_Msk (0x1U << FLASH_OPTCR_OPTLOCK_Pos) /*!< 0x00000001 */
6604 #define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk
6605 #define FLASH_OPTCR_OPTSTRT_Pos (1U)
6606 #define FLASH_OPTCR_OPTSTRT_Msk (0x1U << FLASH_OPTCR_OPTSTRT_Pos) /*!< 0x00000002 */
6607 #define FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk
6608
6609 #define FLASH_OPTCR_BOR_LEV_0 0x00000004U
6610 #define FLASH_OPTCR_BOR_LEV_1 0x00000008U
6611 #define FLASH_OPTCR_BOR_LEV_Pos (2U)
6612 #define FLASH_OPTCR_BOR_LEV_Msk (0x3U << FLASH_OPTCR_BOR_LEV_Pos) /*!< 0x0000000C */
6613 #define FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk
6614 #define FLASH_OPTCR_WDG_SW_Pos (5U)
6615 #define FLASH_OPTCR_WDG_SW_Msk (0x1U << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
6616 #define FLASH_OPTCR_WDG_SW FLASH_OPTCR_WDG_SW_Msk
6617 #define FLASH_OPTCR_nRST_STOP_Pos (6U)
6618 #define FLASH_OPTCR_nRST_STOP_Msk (0x1U << FLASH_OPTCR_nRST_STOP_Pos) /*!< 0x00000040 */
6619 #define FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk
6620 #define FLASH_OPTCR_nRST_STDBY_Pos (7U)
6621 #define FLASH_OPTCR_nRST_STDBY_Msk (0x1U << FLASH_OPTCR_nRST_STDBY_Pos) /*!< 0x00000080 */
6622 #define FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk
6623 #define FLASH_OPTCR_RDP_Pos (8U)
6624 #define FLASH_OPTCR_RDP_Msk (0xFFU << FLASH_OPTCR_RDP_Pos) /*!< 0x0000FF00 */
6625 #define FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk
6626 #define FLASH_OPTCR_RDP_0 (0x01U << FLASH_OPTCR_RDP_Pos) /*!< 0x00000100 */
6627 #define FLASH_OPTCR_RDP_1 (0x02U << FLASH_OPTCR_RDP_Pos) /*!< 0x00000200 */
6628 #define FLASH_OPTCR_RDP_2 (0x04U << FLASH_OPTCR_RDP_Pos) /*!< 0x00000400 */
6629 #define FLASH_OPTCR_RDP_3 (0x08U << FLASH_OPTCR_RDP_Pos) /*!< 0x00000800 */
6630 #define FLASH_OPTCR_RDP_4 (0x10U << FLASH_OPTCR_RDP_Pos) /*!< 0x00001000 */
6631 #define FLASH_OPTCR_RDP_5 (0x20U << FLASH_OPTCR_RDP_Pos) /*!< 0x00002000 */
6632 #define FLASH_OPTCR_RDP_6 (0x40U << FLASH_OPTCR_RDP_Pos) /*!< 0x00004000 */
6633 #define FLASH_OPTCR_RDP_7 (0x80U << FLASH_OPTCR_RDP_Pos) /*!< 0x00008000 */
6634 #define FLASH_OPTCR_nWRP_Pos (16U)
6635 #define FLASH_OPTCR_nWRP_Msk (0xFFFU << FLASH_OPTCR_nWRP_Pos) /*!< 0x0FFF0000 */
6636 #define FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk
6637 #define FLASH_OPTCR_nWRP_0 0x00010000U
6638 #define FLASH_OPTCR_nWRP_1 0x00020000U
6639 #define FLASH_OPTCR_nWRP_2 0x00040000U
6640 #define FLASH_OPTCR_nWRP_3 0x00080000U
6641 #define FLASH_OPTCR_nWRP_4 0x00100000U
6642 #define FLASH_OPTCR_nWRP_5 0x00200000U
6643 #define FLASH_OPTCR_nWRP_6 0x00400000U
6644 #define FLASH_OPTCR_nWRP_7 0x00800000U
6645 #define FLASH_OPTCR_nWRP_8 0x01000000U
6646 #define FLASH_OPTCR_nWRP_9 0x02000000U
6647 #define FLASH_OPTCR_nWRP_10 0x04000000U
6648 #define FLASH_OPTCR_nWRP_11 0x08000000U
6649
6650 /****************** Bits definition for FLASH_OPTCR1 register ***************/
6651 #define FLASH_OPTCR1_nWRP_Pos (16U)
6652 #define FLASH_OPTCR1_nWRP_Msk (0xFFFU << FLASH_OPTCR1_nWRP_Pos) /*!< 0x0FFF0000 */
6653 #define FLASH_OPTCR1_nWRP FLASH_OPTCR1_nWRP_Msk
6654 #define FLASH_OPTCR1_nWRP_0 (0x001U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00010000 */
6655 #define FLASH_OPTCR1_nWRP_1 (0x002U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00020000 */
6656 #define FLASH_OPTCR1_nWRP_2 (0x004U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00040000 */
6657 #define FLASH_OPTCR1_nWRP_3 (0x008U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00080000 */
6658 #define FLASH_OPTCR1_nWRP_4 (0x010U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00100000 */
6659 #define FLASH_OPTCR1_nWRP_5 (0x020U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00200000 */
6660 #define FLASH_OPTCR1_nWRP_6 (0x040U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00400000 */
6661 #define FLASH_OPTCR1_nWRP_7 (0x080U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00800000 */
6662 #define FLASH_OPTCR1_nWRP_8 (0x100U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x01000000 */
6663 #define FLASH_OPTCR1_nWRP_9 (0x200U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x02000000 */
6664 #define FLASH_OPTCR1_nWRP_10 (0x400U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x04000000 */
6665 #define FLASH_OPTCR1_nWRP_11 (0x800U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x08000000 */
6666
6667 /******************************************************************************/
6668 /* */
6669 /* Flexible Static Memory Controller */
6670 /* */
6671 /******************************************************************************/
6672 /****************** Bit definition for FSMC_BCR1 register *******************/
6673 #define FSMC_BCR1_MBKEN_Pos (0U)
6674 #define FSMC_BCR1_MBKEN_Msk (0x1U << FSMC_BCR1_MBKEN_Pos) /*!< 0x00000001 */
6675 #define FSMC_BCR1_MBKEN FSMC_BCR1_MBKEN_Msk /*!<Memory bank enable bit */
6676 #define FSMC_BCR1_MUXEN_Pos (1U)
6677 #define FSMC_BCR1_MUXEN_Msk (0x1U << FSMC_BCR1_MUXEN_Pos) /*!< 0x00000002 */
6678 #define FSMC_BCR1_MUXEN FSMC_BCR1_MUXEN_Msk /*!<Address/data multiplexing enable bit */
6679
6680 #define FSMC_BCR1_MTYP_Pos (2U)
6681 #define FSMC_BCR1_MTYP_Msk (0x3U << FSMC_BCR1_MTYP_Pos) /*!< 0x0000000C */
6682 #define FSMC_BCR1_MTYP FSMC_BCR1_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
6683 #define FSMC_BCR1_MTYP_0 (0x1U << FSMC_BCR1_MTYP_Pos) /*!< 0x00000004 */
6684 #define FSMC_BCR1_MTYP_1 (0x2U << FSMC_BCR1_MTYP_Pos) /*!< 0x00000008 */
6685
6686 #define FSMC_BCR1_MWID_Pos (4U)
6687 #define FSMC_BCR1_MWID_Msk (0x3U << FSMC_BCR1_MWID_Pos) /*!< 0x00000030 */
6688 #define FSMC_BCR1_MWID FSMC_BCR1_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
6689 #define FSMC_BCR1_MWID_0 (0x1U << FSMC_BCR1_MWID_Pos) /*!< 0x00000010 */
6690 #define FSMC_BCR1_MWID_1 (0x2U << FSMC_BCR1_MWID_Pos) /*!< 0x00000020 */
6691
6692 #define FSMC_BCR1_FACCEN_Pos (6U)
6693 #define FSMC_BCR1_FACCEN_Msk (0x1U << FSMC_BCR1_FACCEN_Pos) /*!< 0x00000040 */
6694 #define FSMC_BCR1_FACCEN FSMC_BCR1_FACCEN_Msk /*!<Flash access enable */
6695 #define FSMC_BCR1_BURSTEN_Pos (8U)
6696 #define FSMC_BCR1_BURSTEN_Msk (0x1U << FSMC_BCR1_BURSTEN_Pos) /*!< 0x00000100 */
6697 #define FSMC_BCR1_BURSTEN FSMC_BCR1_BURSTEN_Msk /*!<Burst enable bit */
6698 #define FSMC_BCR1_WAITPOL_Pos (9U)
6699 #define FSMC_BCR1_WAITPOL_Msk (0x1U << FSMC_BCR1_WAITPOL_Pos) /*!< 0x00000200 */
6700 #define FSMC_BCR1_WAITPOL FSMC_BCR1_WAITPOL_Msk /*!<Wait signal polarity bit */
6701 #define FSMC_BCR1_WAITCFG_Pos (11U)
6702 #define FSMC_BCR1_WAITCFG_Msk (0x1U << FSMC_BCR1_WAITCFG_Pos) /*!< 0x00000800 */
6703 #define FSMC_BCR1_WAITCFG FSMC_BCR1_WAITCFG_Msk /*!<Wait timing configuration */
6704 #define FSMC_BCR1_WREN_Pos (12U)
6705 #define FSMC_BCR1_WREN_Msk (0x1U << FSMC_BCR1_WREN_Pos) /*!< 0x00001000 */
6706 #define FSMC_BCR1_WREN FSMC_BCR1_WREN_Msk /*!<Write enable bit */
6707 #define FSMC_BCR1_WAITEN_Pos (13U)
6708 #define FSMC_BCR1_WAITEN_Msk (0x1U << FSMC_BCR1_WAITEN_Pos) /*!< 0x00002000 */
6709 #define FSMC_BCR1_WAITEN FSMC_BCR1_WAITEN_Msk /*!<Wait enable bit */
6710 #define FSMC_BCR1_EXTMOD_Pos (14U)
6711 #define FSMC_BCR1_EXTMOD_Msk (0x1U << FSMC_BCR1_EXTMOD_Pos) /*!< 0x00004000 */
6712 #define FSMC_BCR1_EXTMOD FSMC_BCR1_EXTMOD_Msk /*!<Extended mode enable */
6713 #define FSMC_BCR1_ASYNCWAIT_Pos (15U)
6714 #define FSMC_BCR1_ASYNCWAIT_Msk (0x1U << FSMC_BCR1_ASYNCWAIT_Pos) /*!< 0x00008000 */
6715 #define FSMC_BCR1_ASYNCWAIT FSMC_BCR1_ASYNCWAIT_Msk /*!<Asynchronous wait */
6716 #define FSMC_BCR1_CPSIZE_Pos (16U)
6717 #define FSMC_BCR1_CPSIZE_Msk (0x7U << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00070000 */
6718 #define FSMC_BCR1_CPSIZE FSMC_BCR1_CPSIZE_Msk /*!<CRAM page size */
6719 #define FSMC_BCR1_CPSIZE_0 (0x1U << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00010000 */
6720 #define FSMC_BCR1_CPSIZE_1 (0x2U << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00020000 */
6721 #define FSMC_BCR1_CPSIZE_2 (0x4U << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00040000 */
6722 #define FSMC_BCR1_CBURSTRW_Pos (19U)
6723 #define FSMC_BCR1_CBURSTRW_Msk (0x1U << FSMC_BCR1_CBURSTRW_Pos) /*!< 0x00080000 */
6724 #define FSMC_BCR1_CBURSTRW FSMC_BCR1_CBURSTRW_Msk /*!<Write burst enable */
6725 #define FSMC_BCR1_CCLKEN_Pos (20U)
6726 #define FSMC_BCR1_CCLKEN_Msk (0x1U << FSMC_BCR1_CCLKEN_Pos) /*!< 0x00100000 */
6727 #define FSMC_BCR1_CCLKEN FSMC_BCR1_CCLKEN_Msk /*!<Continous clock enable */
6728 #define FSMC_BCR1_WFDIS_Pos (21U)
6729 #define FSMC_BCR1_WFDIS_Msk (0x1U << FSMC_BCR1_WFDIS_Pos) /*!< 0x00200000 */
6730 #define FSMC_BCR1_WFDIS FSMC_BCR1_WFDIS_Msk /*!<Write FIFO Disable */
6731
6732 /****************** Bit definition for FSMC_BCR2 register *******************/
6733 #define FSMC_BCR2_MBKEN_Pos (0U)
6734 #define FSMC_BCR2_MBKEN_Msk (0x1U << FSMC_BCR2_MBKEN_Pos) /*!< 0x00000001 */
6735 #define FSMC_BCR2_MBKEN FSMC_BCR2_MBKEN_Msk /*!<Memory bank enable bit */
6736 #define FSMC_BCR2_MUXEN_Pos (1U)
6737 #define FSMC_BCR2_MUXEN_Msk (0x1U << FSMC_BCR2_MUXEN_Pos) /*!< 0x00000002 */
6738 #define FSMC_BCR2_MUXEN FSMC_BCR2_MUXEN_Msk /*!<Address/data multiplexing enable bit */
6739
6740 #define FSMC_BCR2_MTYP_Pos (2U)
6741 #define FSMC_BCR2_MTYP_Msk (0x3U << FSMC_BCR2_MTYP_Pos) /*!< 0x0000000C */
6742 #define FSMC_BCR2_MTYP FSMC_BCR2_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
6743 #define FSMC_BCR2_MTYP_0 (0x1U << FSMC_BCR2_MTYP_Pos) /*!< 0x00000004 */
6744 #define FSMC_BCR2_MTYP_1 (0x2U << FSMC_BCR2_MTYP_Pos) /*!< 0x00000008 */
6745
6746 #define FSMC_BCR2_MWID_Pos (4U)
6747 #define FSMC_BCR2_MWID_Msk (0x3U << FSMC_BCR2_MWID_Pos) /*!< 0x00000030 */
6748 #define FSMC_BCR2_MWID FSMC_BCR2_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
6749 #define FSMC_BCR2_MWID_0 (0x1U << FSMC_BCR2_MWID_Pos) /*!< 0x00000010 */
6750 #define FSMC_BCR2_MWID_1 (0x2U << FSMC_BCR2_MWID_Pos) /*!< 0x00000020 */
6751
6752 #define FSMC_BCR2_FACCEN_Pos (6U)
6753 #define FSMC_BCR2_FACCEN_Msk (0x1U << FSMC_BCR2_FACCEN_Pos) /*!< 0x00000040 */
6754 #define FSMC_BCR2_FACCEN FSMC_BCR2_FACCEN_Msk /*!<Flash access enable */
6755 #define FSMC_BCR2_BURSTEN_Pos (8U)
6756 #define FSMC_BCR2_BURSTEN_Msk (0x1U << FSMC_BCR2_BURSTEN_Pos) /*!< 0x00000100 */
6757 #define FSMC_BCR2_BURSTEN FSMC_BCR2_BURSTEN_Msk /*!<Burst enable bit */
6758 #define FSMC_BCR2_WAITPOL_Pos (9U)
6759 #define FSMC_BCR2_WAITPOL_Msk (0x1U << FSMC_BCR2_WAITPOL_Pos) /*!< 0x00000200 */
6760 #define FSMC_BCR2_WAITPOL FSMC_BCR2_WAITPOL_Msk /*!<Wait signal polarity bit */
6761 #define FSMC_BCR2_WAITCFG_Pos (11U)
6762 #define FSMC_BCR2_WAITCFG_Msk (0x1U << FSMC_BCR2_WAITCFG_Pos) /*!< 0x00000800 */
6763 #define FSMC_BCR2_WAITCFG FSMC_BCR2_WAITCFG_Msk /*!<Wait timing configuration */
6764 #define FSMC_BCR2_WREN_Pos (12U)
6765 #define FSMC_BCR2_WREN_Msk (0x1U << FSMC_BCR2_WREN_Pos) /*!< 0x00001000 */
6766 #define FSMC_BCR2_WREN FSMC_BCR2_WREN_Msk /*!<Write enable bit */
6767 #define FSMC_BCR2_WAITEN_Pos (13U)
6768 #define FSMC_BCR2_WAITEN_Msk (0x1U << FSMC_BCR2_WAITEN_Pos) /*!< 0x00002000 */
6769 #define FSMC_BCR2_WAITEN FSMC_BCR2_WAITEN_Msk /*!<Wait enable bit */
6770 #define FSMC_BCR2_EXTMOD_Pos (14U)
6771 #define FSMC_BCR2_EXTMOD_Msk (0x1U << FSMC_BCR2_EXTMOD_Pos) /*!< 0x00004000 */
6772 #define FSMC_BCR2_EXTMOD FSMC_BCR2_EXTMOD_Msk /*!<Extended mode enable */
6773 #define FSMC_BCR2_ASYNCWAIT_Pos (15U)
6774 #define FSMC_BCR2_ASYNCWAIT_Msk (0x1U << FSMC_BCR2_ASYNCWAIT_Pos) /*!< 0x00008000 */
6775 #define FSMC_BCR2_ASYNCWAIT FSMC_BCR2_ASYNCWAIT_Msk /*!<Asynchronous wait */
6776 #define FSMC_BCR2_CPSIZE_Pos (16U)
6777 #define FSMC_BCR2_CPSIZE_Msk (0x7U << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00070000 */
6778 #define FSMC_BCR2_CPSIZE FSMC_BCR2_CPSIZE_Msk /*!<CRAM page size */
6779 #define FSMC_BCR2_CPSIZE_0 (0x1U << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00010000 */
6780 #define FSMC_BCR2_CPSIZE_1 (0x2U << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00020000 */
6781 #define FSMC_BCR2_CPSIZE_2 (0x4U << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00040000 */
6782 #define FSMC_BCR2_CBURSTRW_Pos (19U)
6783 #define FSMC_BCR2_CBURSTRW_Msk (0x1U << FSMC_BCR2_CBURSTRW_Pos) /*!< 0x00080000 */
6784 #define FSMC_BCR2_CBURSTRW FSMC_BCR2_CBURSTRW_Msk /*!<Write burst enable */
6785
6786 /****************** Bit definition for FSMC_BCR3 register *******************/
6787 #define FSMC_BCR3_MBKEN_Pos (0U)
6788 #define FSMC_BCR3_MBKEN_Msk (0x1U << FSMC_BCR3_MBKEN_Pos) /*!< 0x00000001 */
6789 #define FSMC_BCR3_MBKEN FSMC_BCR3_MBKEN_Msk /*!<Memory bank enable bit */
6790 #define FSMC_BCR3_MUXEN_Pos (1U)
6791 #define FSMC_BCR3_MUXEN_Msk (0x1U << FSMC_BCR3_MUXEN_Pos) /*!< 0x00000002 */
6792 #define FSMC_BCR3_MUXEN FSMC_BCR3_MUXEN_Msk /*!<Address/data multiplexing enable bit */
6793
6794 #define FSMC_BCR3_MTYP_Pos (2U)
6795 #define FSMC_BCR3_MTYP_Msk (0x3U << FSMC_BCR3_MTYP_Pos) /*!< 0x0000000C */
6796 #define FSMC_BCR3_MTYP FSMC_BCR3_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
6797 #define FSMC_BCR3_MTYP_0 (0x1U << FSMC_BCR3_MTYP_Pos) /*!< 0x00000004 */
6798 #define FSMC_BCR3_MTYP_1 (0x2U << FSMC_BCR3_MTYP_Pos) /*!< 0x00000008 */
6799
6800 #define FSMC_BCR3_MWID_Pos (4U)
6801 #define FSMC_BCR3_MWID_Msk (0x3U << FSMC_BCR3_MWID_Pos) /*!< 0x00000030 */
6802 #define FSMC_BCR3_MWID FSMC_BCR3_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
6803 #define FSMC_BCR3_MWID_0 (0x1U << FSMC_BCR3_MWID_Pos) /*!< 0x00000010 */
6804 #define FSMC_BCR3_MWID_1 (0x2U << FSMC_BCR3_MWID_Pos) /*!< 0x00000020 */
6805
6806 #define FSMC_BCR3_FACCEN_Pos (6U)
6807 #define FSMC_BCR3_FACCEN_Msk (0x1U << FSMC_BCR3_FACCEN_Pos) /*!< 0x00000040 */
6808 #define FSMC_BCR3_FACCEN FSMC_BCR3_FACCEN_Msk /*!<Flash access enable */
6809 #define FSMC_BCR3_BURSTEN_Pos (8U)
6810 #define FSMC_BCR3_BURSTEN_Msk (0x1U << FSMC_BCR3_BURSTEN_Pos) /*!< 0x00000100 */
6811 #define FSMC_BCR3_BURSTEN FSMC_BCR3_BURSTEN_Msk /*!<Burst enable bit */
6812 #define FSMC_BCR3_WAITPOL_Pos (9U)
6813 #define FSMC_BCR3_WAITPOL_Msk (0x1U << FSMC_BCR3_WAITPOL_Pos) /*!< 0x00000200 */
6814 #define FSMC_BCR3_WAITPOL FSMC_BCR3_WAITPOL_Msk /*!<Wait signal polarity bit */
6815 #define FSMC_BCR3_WAITCFG_Pos (11U)
6816 #define FSMC_BCR3_WAITCFG_Msk (0x1U << FSMC_BCR3_WAITCFG_Pos) /*!< 0x00000800 */
6817 #define FSMC_BCR3_WAITCFG FSMC_BCR3_WAITCFG_Msk /*!<Wait timing configuration */
6818 #define FSMC_BCR3_WREN_Pos (12U)
6819 #define FSMC_BCR3_WREN_Msk (0x1U << FSMC_BCR3_WREN_Pos) /*!< 0x00001000 */
6820 #define FSMC_BCR3_WREN FSMC_BCR3_WREN_Msk /*!<Write enable bit */
6821 #define FSMC_BCR3_WAITEN_Pos (13U)
6822 #define FSMC_BCR3_WAITEN_Msk (0x1U << FSMC_BCR3_WAITEN_Pos) /*!< 0x00002000 */
6823 #define FSMC_BCR3_WAITEN FSMC_BCR3_WAITEN_Msk /*!<Wait enable bit */
6824 #define FSMC_BCR3_EXTMOD_Pos (14U)
6825 #define FSMC_BCR3_EXTMOD_Msk (0x1U << FSMC_BCR3_EXTMOD_Pos) /*!< 0x00004000 */
6826 #define FSMC_BCR3_EXTMOD FSMC_BCR3_EXTMOD_Msk /*!<Extended mode enable */
6827 #define FSMC_BCR3_ASYNCWAIT_Pos (15U)
6828 #define FSMC_BCR3_ASYNCWAIT_Msk (0x1U << FSMC_BCR3_ASYNCWAIT_Pos) /*!< 0x00008000 */
6829 #define FSMC_BCR3_ASYNCWAIT FSMC_BCR3_ASYNCWAIT_Msk /*!<Asynchronous wait */
6830 #define FSMC_BCR3_CPSIZE_Pos (16U)
6831 #define FSMC_BCR3_CPSIZE_Msk (0x7U << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00070000 */
6832 #define FSMC_BCR3_CPSIZE FSMC_BCR3_CPSIZE_Msk /*!<CRAM page size */
6833 #define FSMC_BCR3_CPSIZE_0 (0x1U << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00010000 */
6834 #define FSMC_BCR3_CPSIZE_1 (0x2U << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00020000 */
6835 #define FSMC_BCR3_CPSIZE_2 (0x4U << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00040000 */
6836 #define FSMC_BCR3_CBURSTRW_Pos (19U)
6837 #define FSMC_BCR3_CBURSTRW_Msk (0x1U << FSMC_BCR3_CBURSTRW_Pos) /*!< 0x00080000 */
6838 #define FSMC_BCR3_CBURSTRW FSMC_BCR3_CBURSTRW_Msk /*!<Write burst enable */
6839
6840 /****************** Bit definition for FSMC_BCR4 register *******************/
6841 #define FSMC_BCR4_MBKEN_Pos (0U)
6842 #define FSMC_BCR4_MBKEN_Msk (0x1U << FSMC_BCR4_MBKEN_Pos) /*!< 0x00000001 */
6843 #define FSMC_BCR4_MBKEN FSMC_BCR4_MBKEN_Msk /*!<Memory bank enable bit */
6844 #define FSMC_BCR4_MUXEN_Pos (1U)
6845 #define FSMC_BCR4_MUXEN_Msk (0x1U << FSMC_BCR4_MUXEN_Pos) /*!< 0x00000002 */
6846 #define FSMC_BCR4_MUXEN FSMC_BCR4_MUXEN_Msk /*!<Address/data multiplexing enable bit */
6847
6848 #define FSMC_BCR4_MTYP_Pos (2U)
6849 #define FSMC_BCR4_MTYP_Msk (0x3U << FSMC_BCR4_MTYP_Pos) /*!< 0x0000000C */
6850 #define FSMC_BCR4_MTYP FSMC_BCR4_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
6851 #define FSMC_BCR4_MTYP_0 (0x1U << FSMC_BCR4_MTYP_Pos) /*!< 0x00000004 */
6852 #define FSMC_BCR4_MTYP_1 (0x2U << FSMC_BCR4_MTYP_Pos) /*!< 0x00000008 */
6853
6854 #define FSMC_BCR4_MWID_Pos (4U)
6855 #define FSMC_BCR4_MWID_Msk (0x3U << FSMC_BCR4_MWID_Pos) /*!< 0x00000030 */
6856 #define FSMC_BCR4_MWID FSMC_BCR4_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
6857 #define FSMC_BCR4_MWID_0 (0x1U << FSMC_BCR4_MWID_Pos) /*!< 0x00000010 */
6858 #define FSMC_BCR4_MWID_1 (0x2U << FSMC_BCR4_MWID_Pos) /*!< 0x00000020 */
6859
6860 #define FSMC_BCR4_FACCEN_Pos (6U)
6861 #define FSMC_BCR4_FACCEN_Msk (0x1U << FSMC_BCR4_FACCEN_Pos) /*!< 0x00000040 */
6862 #define FSMC_BCR4_FACCEN FSMC_BCR4_FACCEN_Msk /*!<Flash access enable */
6863 #define FSMC_BCR4_BURSTEN_Pos (8U)
6864 #define FSMC_BCR4_BURSTEN_Msk (0x1U << FSMC_BCR4_BURSTEN_Pos) /*!< 0x00000100 */
6865 #define FSMC_BCR4_BURSTEN FSMC_BCR4_BURSTEN_Msk /*!<Burst enable bit */
6866 #define FSMC_BCR4_WAITPOL_Pos (9U)
6867 #define FSMC_BCR4_WAITPOL_Msk (0x1U << FSMC_BCR4_WAITPOL_Pos) /*!< 0x00000200 */
6868 #define FSMC_BCR4_WAITPOL FSMC_BCR4_WAITPOL_Msk /*!<Wait signal polarity bit */
6869 #define FSMC_BCR4_WAITCFG_Pos (11U)
6870 #define FSMC_BCR4_WAITCFG_Msk (0x1U << FSMC_BCR4_WAITCFG_Pos) /*!< 0x00000800 */
6871 #define FSMC_BCR4_WAITCFG FSMC_BCR4_WAITCFG_Msk /*!<Wait timing configuration */
6872 #define FSMC_BCR4_WREN_Pos (12U)
6873 #define FSMC_BCR4_WREN_Msk (0x1U << FSMC_BCR4_WREN_Pos) /*!< 0x00001000 */
6874 #define FSMC_BCR4_WREN FSMC_BCR4_WREN_Msk /*!<Write enable bit */
6875 #define FSMC_BCR4_WAITEN_Pos (13U)
6876 #define FSMC_BCR4_WAITEN_Msk (0x1U << FSMC_BCR4_WAITEN_Pos) /*!< 0x00002000 */
6877 #define FSMC_BCR4_WAITEN FSMC_BCR4_WAITEN_Msk /*!<Wait enable bit */
6878 #define FSMC_BCR4_EXTMOD_Pos (14U)
6879 #define FSMC_BCR4_EXTMOD_Msk (0x1U << FSMC_BCR4_EXTMOD_Pos) /*!< 0x00004000 */
6880 #define FSMC_BCR4_EXTMOD FSMC_BCR4_EXTMOD_Msk /*!<Extended mode enable */
6881 #define FSMC_BCR4_ASYNCWAIT_Pos (15U)
6882 #define FSMC_BCR4_ASYNCWAIT_Msk (0x1U << FSMC_BCR4_ASYNCWAIT_Pos) /*!< 0x00008000 */
6883 #define FSMC_BCR4_ASYNCWAIT FSMC_BCR4_ASYNCWAIT_Msk /*!<Asynchronous wait */
6884 #define FSMC_BCR4_CPSIZE_Pos (16U)
6885 #define FSMC_BCR4_CPSIZE_Msk (0x7U << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00070000 */
6886 #define FSMC_BCR4_CPSIZE FSMC_BCR4_CPSIZE_Msk /*!<CRAM page size */
6887 #define FSMC_BCR4_CPSIZE_0 (0x1U << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00010000 */
6888 #define FSMC_BCR4_CPSIZE_1 (0x2U << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00020000 */
6889 #define FSMC_BCR4_CPSIZE_2 (0x4U << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00040000 */
6890 #define FSMC_BCR4_CBURSTRW_Pos (19U)
6891 #define FSMC_BCR4_CBURSTRW_Msk (0x1U << FSMC_BCR4_CBURSTRW_Pos) /*!< 0x00080000 */
6892 #define FSMC_BCR4_CBURSTRW FSMC_BCR4_CBURSTRW_Msk /*!<Write burst enable */
6893
6894 /****************** Bit definition for FSMC_BTR1 register ******************/
6895 #define FSMC_BTR1_ADDSET_Pos (0U)
6896 #define FSMC_BTR1_ADDSET_Msk (0xFU << FSMC_BTR1_ADDSET_Pos) /*!< 0x0000000F */
6897 #define FSMC_BTR1_ADDSET FSMC_BTR1_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
6898 #define FSMC_BTR1_ADDSET_0 (0x1U << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000001 */
6899 #define FSMC_BTR1_ADDSET_1 (0x2U << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000002 */
6900 #define FSMC_BTR1_ADDSET_2 (0x4U << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000004 */
6901 #define FSMC_BTR1_ADDSET_3 (0x8U << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000008 */
6902
6903 #define FSMC_BTR1_ADDHLD_Pos (4U)
6904 #define FSMC_BTR1_ADDHLD_Msk (0xFU << FSMC_BTR1_ADDHLD_Pos) /*!< 0x000000F0 */
6905 #define FSMC_BTR1_ADDHLD FSMC_BTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
6906 #define FSMC_BTR1_ADDHLD_0 (0x1U << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000010 */
6907 #define FSMC_BTR1_ADDHLD_1 (0x2U << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000020 */
6908 #define FSMC_BTR1_ADDHLD_2 (0x4U << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000040 */
6909 #define FSMC_BTR1_ADDHLD_3 (0x8U << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000080 */
6910
6911 #define FSMC_BTR1_DATAST_Pos (8U)
6912 #define FSMC_BTR1_DATAST_Msk (0xFFU << FSMC_BTR1_DATAST_Pos) /*!< 0x0000FF00 */
6913 #define FSMC_BTR1_DATAST FSMC_BTR1_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
6914 #define FSMC_BTR1_DATAST_0 (0x01U << FSMC_BTR1_DATAST_Pos) /*!< 0x00000100 */
6915 #define FSMC_BTR1_DATAST_1 (0x02U << FSMC_BTR1_DATAST_Pos) /*!< 0x00000200 */
6916 #define FSMC_BTR1_DATAST_2 (0x04U << FSMC_BTR1_DATAST_Pos) /*!< 0x00000400 */
6917 #define FSMC_BTR1_DATAST_3 (0x08U << FSMC_BTR1_DATAST_Pos) /*!< 0x00000800 */
6918 #define FSMC_BTR1_DATAST_4 (0x10U << FSMC_BTR1_DATAST_Pos) /*!< 0x00001000 */
6919 #define FSMC_BTR1_DATAST_5 (0x20U << FSMC_BTR1_DATAST_Pos) /*!< 0x00002000 */
6920 #define FSMC_BTR1_DATAST_6 (0x40U << FSMC_BTR1_DATAST_Pos) /*!< 0x00004000 */
6921 #define FSMC_BTR1_DATAST_7 (0x80U << FSMC_BTR1_DATAST_Pos) /*!< 0x00008000 */
6922
6923 #define FSMC_BTR1_BUSTURN_Pos (16U)
6924 #define FSMC_BTR1_BUSTURN_Msk (0xFU << FSMC_BTR1_BUSTURN_Pos) /*!< 0x000F0000 */
6925 #define FSMC_BTR1_BUSTURN FSMC_BTR1_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
6926 #define FSMC_BTR1_BUSTURN_0 (0x1U << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00010000 */
6927 #define FSMC_BTR1_BUSTURN_1 (0x2U << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00020000 */
6928 #define FSMC_BTR1_BUSTURN_2 (0x4U << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00040000 */
6929 #define FSMC_BTR1_BUSTURN_3 (0x8U << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00080000 */
6930
6931 #define FSMC_BTR1_CLKDIV_Pos (20U)
6932 #define FSMC_BTR1_CLKDIV_Msk (0xFU << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00F00000 */
6933 #define FSMC_BTR1_CLKDIV FSMC_BTR1_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
6934 #define FSMC_BTR1_CLKDIV_0 (0x1U << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00100000 */
6935 #define FSMC_BTR1_CLKDIV_1 (0x2U << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00200000 */
6936 #define FSMC_BTR1_CLKDIV_2 (0x4U << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00400000 */
6937 #define FSMC_BTR1_CLKDIV_3 (0x8U << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00800000 */
6938
6939 #define FSMC_BTR1_DATLAT_Pos (24U)
6940 #define FSMC_BTR1_DATLAT_Msk (0xFU << FSMC_BTR1_DATLAT_Pos) /*!< 0x0F000000 */
6941 #define FSMC_BTR1_DATLAT FSMC_BTR1_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
6942 #define FSMC_BTR1_DATLAT_0 (0x1U << FSMC_BTR1_DATLAT_Pos) /*!< 0x01000000 */
6943 #define FSMC_BTR1_DATLAT_1 (0x2U << FSMC_BTR1_DATLAT_Pos) /*!< 0x02000000 */
6944 #define FSMC_BTR1_DATLAT_2 (0x4U << FSMC_BTR1_DATLAT_Pos) /*!< 0x04000000 */
6945 #define FSMC_BTR1_DATLAT_3 (0x8U << FSMC_BTR1_DATLAT_Pos) /*!< 0x08000000 */
6946
6947 #define FSMC_BTR1_ACCMOD_Pos (28U)
6948 #define FSMC_BTR1_ACCMOD_Msk (0x3U << FSMC_BTR1_ACCMOD_Pos) /*!< 0x30000000 */
6949 #define FSMC_BTR1_ACCMOD FSMC_BTR1_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
6950 #define FSMC_BTR1_ACCMOD_0 (0x1U << FSMC_BTR1_ACCMOD_Pos) /*!< 0x10000000 */
6951 #define FSMC_BTR1_ACCMOD_1 (0x2U << FSMC_BTR1_ACCMOD_Pos) /*!< 0x20000000 */
6952
6953 /****************** Bit definition for FSMC_BTR2 register *******************/
6954 #define FSMC_BTR2_ADDSET_Pos (0U)
6955 #define FSMC_BTR2_ADDSET_Msk (0xFU << FSMC_BTR2_ADDSET_Pos) /*!< 0x0000000F */
6956 #define FSMC_BTR2_ADDSET FSMC_BTR2_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
6957 #define FSMC_BTR2_ADDSET_0 (0x1U << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000001 */
6958 #define FSMC_BTR2_ADDSET_1 (0x2U << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000002 */
6959 #define FSMC_BTR2_ADDSET_2 (0x4U << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000004 */
6960 #define FSMC_BTR2_ADDSET_3 (0x8U << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000008 */
6961
6962 #define FSMC_BTR2_ADDHLD_Pos (4U)
6963 #define FSMC_BTR2_ADDHLD_Msk (0xFU << FSMC_BTR2_ADDHLD_Pos) /*!< 0x000000F0 */
6964 #define FSMC_BTR2_ADDHLD FSMC_BTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
6965 #define FSMC_BTR2_ADDHLD_0 (0x1U << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000010 */
6966 #define FSMC_BTR2_ADDHLD_1 (0x2U << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000020 */
6967 #define FSMC_BTR2_ADDHLD_2 (0x4U << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000040 */
6968 #define FSMC_BTR2_ADDHLD_3 (0x8U << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000080 */
6969
6970 #define FSMC_BTR2_DATAST_Pos (8U)
6971 #define FSMC_BTR2_DATAST_Msk (0xFFU << FSMC_BTR2_DATAST_Pos) /*!< 0x0000FF00 */
6972 #define FSMC_BTR2_DATAST FSMC_BTR2_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
6973 #define FSMC_BTR2_DATAST_0 (0x01U << FSMC_BTR2_DATAST_Pos) /*!< 0x00000100 */
6974 #define FSMC_BTR2_DATAST_1 (0x02U << FSMC_BTR2_DATAST_Pos) /*!< 0x00000200 */
6975 #define FSMC_BTR2_DATAST_2 (0x04U << FSMC_BTR2_DATAST_Pos) /*!< 0x00000400 */
6976 #define FSMC_BTR2_DATAST_3 (0x08U << FSMC_BTR2_DATAST_Pos) /*!< 0x00000800 */
6977 #define FSMC_BTR2_DATAST_4 (0x10U << FSMC_BTR2_DATAST_Pos) /*!< 0x00001000 */
6978 #define FSMC_BTR2_DATAST_5 (0x20U << FSMC_BTR2_DATAST_Pos) /*!< 0x00002000 */
6979 #define FSMC_BTR2_DATAST_6 (0x40U << FSMC_BTR2_DATAST_Pos) /*!< 0x00004000 */
6980 #define FSMC_BTR2_DATAST_7 (0x80U << FSMC_BTR2_DATAST_Pos) /*!< 0x00008000 */
6981
6982 #define FSMC_BTR2_BUSTURN_Pos (16U)
6983 #define FSMC_BTR2_BUSTURN_Msk (0xFU << FSMC_BTR2_BUSTURN_Pos) /*!< 0x000F0000 */
6984 #define FSMC_BTR2_BUSTURN FSMC_BTR2_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
6985 #define FSMC_BTR2_BUSTURN_0 (0x1U << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00010000 */
6986 #define FSMC_BTR2_BUSTURN_1 (0x2U << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00020000 */
6987 #define FSMC_BTR2_BUSTURN_2 (0x4U << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00040000 */
6988 #define FSMC_BTR2_BUSTURN_3 (0x8U << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00080000 */
6989
6990 #define FSMC_BTR2_CLKDIV_Pos (20U)
6991 #define FSMC_BTR2_CLKDIV_Msk (0xFU << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00F00000 */
6992 #define FSMC_BTR2_CLKDIV FSMC_BTR2_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
6993 #define FSMC_BTR2_CLKDIV_0 (0x1U << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00100000 */
6994 #define FSMC_BTR2_CLKDIV_1 (0x2U << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00200000 */
6995 #define FSMC_BTR2_CLKDIV_2 (0x4U << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00400000 */
6996 #define FSMC_BTR2_CLKDIV_3 (0x8U << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00800000 */
6997
6998 #define FSMC_BTR2_DATLAT_Pos (24U)
6999 #define FSMC_BTR2_DATLAT_Msk (0xFU << FSMC_BTR2_DATLAT_Pos) /*!< 0x0F000000 */
7000 #define FSMC_BTR2_DATLAT FSMC_BTR2_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
7001 #define FSMC_BTR2_DATLAT_0 (0x1U << FSMC_BTR2_DATLAT_Pos) /*!< 0x01000000 */
7002 #define FSMC_BTR2_DATLAT_1 (0x2U << FSMC_BTR2_DATLAT_Pos) /*!< 0x02000000 */
7003 #define FSMC_BTR2_DATLAT_2 (0x4U << FSMC_BTR2_DATLAT_Pos) /*!< 0x04000000 */
7004 #define FSMC_BTR2_DATLAT_3 (0x8U << FSMC_BTR2_DATLAT_Pos) /*!< 0x08000000 */
7005
7006 #define FSMC_BTR2_ACCMOD_Pos (28U)
7007 #define FSMC_BTR2_ACCMOD_Msk (0x3U << FSMC_BTR2_ACCMOD_Pos) /*!< 0x30000000 */
7008 #define FSMC_BTR2_ACCMOD FSMC_BTR2_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7009 #define FSMC_BTR2_ACCMOD_0 (0x1U << FSMC_BTR2_ACCMOD_Pos) /*!< 0x10000000 */
7010 #define FSMC_BTR2_ACCMOD_1 (0x2U << FSMC_BTR2_ACCMOD_Pos) /*!< 0x20000000 */
7011
7012 /******************* Bit definition for FSMC_BTR3 register *******************/
7013 #define FSMC_BTR3_ADDSET_Pos (0U)
7014 #define FSMC_BTR3_ADDSET_Msk (0xFU << FSMC_BTR3_ADDSET_Pos) /*!< 0x0000000F */
7015 #define FSMC_BTR3_ADDSET FSMC_BTR3_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7016 #define FSMC_BTR3_ADDSET_0 (0x1U << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000001 */
7017 #define FSMC_BTR3_ADDSET_1 (0x2U << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000002 */
7018 #define FSMC_BTR3_ADDSET_2 (0x4U << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000004 */
7019 #define FSMC_BTR3_ADDSET_3 (0x8U << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000008 */
7020
7021 #define FSMC_BTR3_ADDHLD_Pos (4U)
7022 #define FSMC_BTR3_ADDHLD_Msk (0xFU << FSMC_BTR3_ADDHLD_Pos) /*!< 0x000000F0 */
7023 #define FSMC_BTR3_ADDHLD FSMC_BTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7024 #define FSMC_BTR3_ADDHLD_0 (0x1U << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000010 */
7025 #define FSMC_BTR3_ADDHLD_1 (0x2U << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000020 */
7026 #define FSMC_BTR3_ADDHLD_2 (0x4U << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000040 */
7027 #define FSMC_BTR3_ADDHLD_3 (0x8U << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000080 */
7028
7029 #define FSMC_BTR3_DATAST_Pos (8U)
7030 #define FSMC_BTR3_DATAST_Msk (0xFFU << FSMC_BTR3_DATAST_Pos) /*!< 0x0000FF00 */
7031 #define FSMC_BTR3_DATAST FSMC_BTR3_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
7032 #define FSMC_BTR3_DATAST_0 (0x01U << FSMC_BTR3_DATAST_Pos) /*!< 0x00000100 */
7033 #define FSMC_BTR3_DATAST_1 (0x02U << FSMC_BTR3_DATAST_Pos) /*!< 0x00000200 */
7034 #define FSMC_BTR3_DATAST_2 (0x04U << FSMC_BTR3_DATAST_Pos) /*!< 0x00000400 */
7035 #define FSMC_BTR3_DATAST_3 (0x08U << FSMC_BTR3_DATAST_Pos) /*!< 0x00000800 */
7036 #define FSMC_BTR3_DATAST_4 (0x10U << FSMC_BTR3_DATAST_Pos) /*!< 0x00001000 */
7037 #define FSMC_BTR3_DATAST_5 (0x20U << FSMC_BTR3_DATAST_Pos) /*!< 0x00002000 */
7038 #define FSMC_BTR3_DATAST_6 (0x40U << FSMC_BTR3_DATAST_Pos) /*!< 0x00004000 */
7039 #define FSMC_BTR3_DATAST_7 (0x80U << FSMC_BTR3_DATAST_Pos) /*!< 0x00008000 */
7040
7041 #define FSMC_BTR3_BUSTURN_Pos (16U)
7042 #define FSMC_BTR3_BUSTURN_Msk (0xFU << FSMC_BTR3_BUSTURN_Pos) /*!< 0x000F0000 */
7043 #define FSMC_BTR3_BUSTURN FSMC_BTR3_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
7044 #define FSMC_BTR3_BUSTURN_0 (0x1U << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00010000 */
7045 #define FSMC_BTR3_BUSTURN_1 (0x2U << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00020000 */
7046 #define FSMC_BTR3_BUSTURN_2 (0x4U << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00040000 */
7047 #define FSMC_BTR3_BUSTURN_3 (0x8U << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00080000 */
7048
7049 #define FSMC_BTR3_CLKDIV_Pos (20U)
7050 #define FSMC_BTR3_CLKDIV_Msk (0xFU << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00F00000 */
7051 #define FSMC_BTR3_CLKDIV FSMC_BTR3_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
7052 #define FSMC_BTR3_CLKDIV_0 (0x1U << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00100000 */
7053 #define FSMC_BTR3_CLKDIV_1 (0x2U << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00200000 */
7054 #define FSMC_BTR3_CLKDIV_2 (0x4U << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00400000 */
7055 #define FSMC_BTR3_CLKDIV_3 (0x8U << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00800000 */
7056
7057 #define FSMC_BTR3_DATLAT_Pos (24U)
7058 #define FSMC_BTR3_DATLAT_Msk (0xFU << FSMC_BTR3_DATLAT_Pos) /*!< 0x0F000000 */
7059 #define FSMC_BTR3_DATLAT FSMC_BTR3_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
7060 #define FSMC_BTR3_DATLAT_0 (0x1U << FSMC_BTR3_DATLAT_Pos) /*!< 0x01000000 */
7061 #define FSMC_BTR3_DATLAT_1 (0x2U << FSMC_BTR3_DATLAT_Pos) /*!< 0x02000000 */
7062 #define FSMC_BTR3_DATLAT_2 (0x4U << FSMC_BTR3_DATLAT_Pos) /*!< 0x04000000 */
7063 #define FSMC_BTR3_DATLAT_3 (0x8U << FSMC_BTR3_DATLAT_Pos) /*!< 0x08000000 */
7064
7065 #define FSMC_BTR3_ACCMOD_Pos (28U)
7066 #define FSMC_BTR3_ACCMOD_Msk (0x3U << FSMC_BTR3_ACCMOD_Pos) /*!< 0x30000000 */
7067 #define FSMC_BTR3_ACCMOD FSMC_BTR3_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7068 #define FSMC_BTR3_ACCMOD_0 (0x1U << FSMC_BTR3_ACCMOD_Pos) /*!< 0x10000000 */
7069 #define FSMC_BTR3_ACCMOD_1 (0x2U << FSMC_BTR3_ACCMOD_Pos) /*!< 0x20000000 */
7070
7071 /****************** Bit definition for FSMC_BTR4 register *******************/
7072 #define FSMC_BTR4_ADDSET_Pos (0U)
7073 #define FSMC_BTR4_ADDSET_Msk (0xFU << FSMC_BTR4_ADDSET_Pos) /*!< 0x0000000F */
7074 #define FSMC_BTR4_ADDSET FSMC_BTR4_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7075 #define FSMC_BTR4_ADDSET_0 (0x1U << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000001 */
7076 #define FSMC_BTR4_ADDSET_1 (0x2U << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000002 */
7077 #define FSMC_BTR4_ADDSET_2 (0x4U << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000004 */
7078 #define FSMC_BTR4_ADDSET_3 (0x8U << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000008 */
7079
7080 #define FSMC_BTR4_ADDHLD_Pos (4U)
7081 #define FSMC_BTR4_ADDHLD_Msk (0xFU << FSMC_BTR4_ADDHLD_Pos) /*!< 0x000000F0 */
7082 #define FSMC_BTR4_ADDHLD FSMC_BTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7083 #define FSMC_BTR4_ADDHLD_0 (0x1U << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000010 */
7084 #define FSMC_BTR4_ADDHLD_1 (0x2U << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000020 */
7085 #define FSMC_BTR4_ADDHLD_2 (0x4U << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000040 */
7086 #define FSMC_BTR4_ADDHLD_3 (0x8U << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000080 */
7087
7088 #define FSMC_BTR4_DATAST_Pos (8U)
7089 #define FSMC_BTR4_DATAST_Msk (0xFFU << FSMC_BTR4_DATAST_Pos) /*!< 0x0000FF00 */
7090 #define FSMC_BTR4_DATAST FSMC_BTR4_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
7091 #define FSMC_BTR4_DATAST_0 (0x01U << FSMC_BTR4_DATAST_Pos) /*!< 0x00000100 */
7092 #define FSMC_BTR4_DATAST_1 (0x02U << FSMC_BTR4_DATAST_Pos) /*!< 0x00000200 */
7093 #define FSMC_BTR4_DATAST_2 (0x04U << FSMC_BTR4_DATAST_Pos) /*!< 0x00000400 */
7094 #define FSMC_BTR4_DATAST_3 (0x08U << FSMC_BTR4_DATAST_Pos) /*!< 0x00000800 */
7095 #define FSMC_BTR4_DATAST_4 (0x10U << FSMC_BTR4_DATAST_Pos) /*!< 0x00001000 */
7096 #define FSMC_BTR4_DATAST_5 (0x20U << FSMC_BTR4_DATAST_Pos) /*!< 0x00002000 */
7097 #define FSMC_BTR4_DATAST_6 (0x40U << FSMC_BTR4_DATAST_Pos) /*!< 0x00004000 */
7098 #define FSMC_BTR4_DATAST_7 (0x80U << FSMC_BTR4_DATAST_Pos) /*!< 0x00008000 */
7099
7100 #define FSMC_BTR4_BUSTURN_Pos (16U)
7101 #define FSMC_BTR4_BUSTURN_Msk (0xFU << FSMC_BTR4_BUSTURN_Pos) /*!< 0x000F0000 */
7102 #define FSMC_BTR4_BUSTURN FSMC_BTR4_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
7103 #define FSMC_BTR4_BUSTURN_0 (0x1U << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00010000 */
7104 #define FSMC_BTR4_BUSTURN_1 (0x2U << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00020000 */
7105 #define FSMC_BTR4_BUSTURN_2 (0x4U << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00040000 */
7106 #define FSMC_BTR4_BUSTURN_3 (0x8U << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00080000 */
7107
7108 #define FSMC_BTR4_CLKDIV_Pos (20U)
7109 #define FSMC_BTR4_CLKDIV_Msk (0xFU << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00F00000 */
7110 #define FSMC_BTR4_CLKDIV FSMC_BTR4_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
7111 #define FSMC_BTR4_CLKDIV_0 (0x1U << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00100000 */
7112 #define FSMC_BTR4_CLKDIV_1 (0x2U << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00200000 */
7113 #define FSMC_BTR4_CLKDIV_2 (0x4U << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00400000 */
7114 #define FSMC_BTR4_CLKDIV_3 (0x8U << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00800000 */
7115
7116 #define FSMC_BTR4_DATLAT_Pos (24U)
7117 #define FSMC_BTR4_DATLAT_Msk (0xFU << FSMC_BTR4_DATLAT_Pos) /*!< 0x0F000000 */
7118 #define FSMC_BTR4_DATLAT FSMC_BTR4_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
7119 #define FSMC_BTR4_DATLAT_0 (0x1U << FSMC_BTR4_DATLAT_Pos) /*!< 0x01000000 */
7120 #define FSMC_BTR4_DATLAT_1 (0x2U << FSMC_BTR4_DATLAT_Pos) /*!< 0x02000000 */
7121 #define FSMC_BTR4_DATLAT_2 (0x4U << FSMC_BTR4_DATLAT_Pos) /*!< 0x04000000 */
7122 #define FSMC_BTR4_DATLAT_3 (0x8U << FSMC_BTR4_DATLAT_Pos) /*!< 0x08000000 */
7123
7124 #define FSMC_BTR4_ACCMOD_Pos (28U)
7125 #define FSMC_BTR4_ACCMOD_Msk (0x3U << FSMC_BTR4_ACCMOD_Pos) /*!< 0x30000000 */
7126 #define FSMC_BTR4_ACCMOD FSMC_BTR4_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7127 #define FSMC_BTR4_ACCMOD_0 (0x1U << FSMC_BTR4_ACCMOD_Pos) /*!< 0x10000000 */
7128 #define FSMC_BTR4_ACCMOD_1 (0x2U << FSMC_BTR4_ACCMOD_Pos) /*!< 0x20000000 */
7129
7130 /****************** Bit definition for FSMC_BWTR1 register ******************/
7131 #define FSMC_BWTR1_ADDSET_Pos (0U)
7132 #define FSMC_BWTR1_ADDSET_Msk (0xFU << FSMC_BWTR1_ADDSET_Pos) /*!< 0x0000000F */
7133 #define FSMC_BWTR1_ADDSET FSMC_BWTR1_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7134 #define FSMC_BWTR1_ADDSET_0 (0x1U << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000001 */
7135 #define FSMC_BWTR1_ADDSET_1 (0x2U << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000002 */
7136 #define FSMC_BWTR1_ADDSET_2 (0x4U << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000004 */
7137 #define FSMC_BWTR1_ADDSET_3 (0x8U << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000008 */
7138
7139 #define FSMC_BWTR1_ADDHLD_Pos (4U)
7140 #define FSMC_BWTR1_ADDHLD_Msk (0xFU << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x000000F0 */
7141 #define FSMC_BWTR1_ADDHLD FSMC_BWTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7142 #define FSMC_BWTR1_ADDHLD_0 (0x1U << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000010 */
7143 #define FSMC_BWTR1_ADDHLD_1 (0x2U << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000020 */
7144 #define FSMC_BWTR1_ADDHLD_2 (0x4U << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000040 */
7145 #define FSMC_BWTR1_ADDHLD_3 (0x8U << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000080 */
7146
7147 #define FSMC_BWTR1_DATAST_Pos (8U)
7148 #define FSMC_BWTR1_DATAST_Msk (0xFFU << FSMC_BWTR1_DATAST_Pos) /*!< 0x0000FF00 */
7149 #define FSMC_BWTR1_DATAST FSMC_BWTR1_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
7150 #define FSMC_BWTR1_DATAST_0 (0x01U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000100 */
7151 #define FSMC_BWTR1_DATAST_1 (0x02U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000200 */
7152 #define FSMC_BWTR1_DATAST_2 (0x04U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000400 */
7153 #define FSMC_BWTR1_DATAST_3 (0x08U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000800 */
7154 #define FSMC_BWTR1_DATAST_4 (0x10U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00001000 */
7155 #define FSMC_BWTR1_DATAST_5 (0x20U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00002000 */
7156 #define FSMC_BWTR1_DATAST_6 (0x40U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00004000 */
7157 #define FSMC_BWTR1_DATAST_7 (0x80U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00008000 */
7158
7159 #define FSMC_BWTR1_BUSTURN_Pos (16U)
7160 #define FSMC_BWTR1_BUSTURN_Msk (0xFU << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x000F0000 */
7161 #define FSMC_BWTR1_BUSTURN FSMC_BWTR1_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
7162 #define FSMC_BWTR1_BUSTURN_0 (0x1U << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00010000 */
7163 #define FSMC_BWTR1_BUSTURN_1 (0x2U << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00020000 */
7164 #define FSMC_BWTR1_BUSTURN_2 (0x4U << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00040000 */
7165 #define FSMC_BWTR1_BUSTURN_3 (0x8U << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00080000 */
7166
7167 #define FSMC_BWTR1_ACCMOD_Pos (28U)
7168 #define FSMC_BWTR1_ACCMOD_Msk (0x3U << FSMC_BWTR1_ACCMOD_Pos) /*!< 0x30000000 */
7169 #define FSMC_BWTR1_ACCMOD FSMC_BWTR1_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7170 #define FSMC_BWTR1_ACCMOD_0 (0x1U << FSMC_BWTR1_ACCMOD_Pos) /*!< 0x10000000 */
7171 #define FSMC_BWTR1_ACCMOD_1 (0x2U << FSMC_BWTR1_ACCMOD_Pos) /*!< 0x20000000 */
7172
7173 /****************** Bit definition for FSMC_BWTR2 register ******************/
7174 #define FSMC_BWTR2_ADDSET_Pos (0U)
7175 #define FSMC_BWTR2_ADDSET_Msk (0xFU << FSMC_BWTR2_ADDSET_Pos) /*!< 0x0000000F */
7176 #define FSMC_BWTR2_ADDSET FSMC_BWTR2_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7177 #define FSMC_BWTR2_ADDSET_0 (0x1U << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000001 */
7178 #define FSMC_BWTR2_ADDSET_1 (0x2U << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000002 */
7179 #define FSMC_BWTR2_ADDSET_2 (0x4U << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000004 */
7180 #define FSMC_BWTR2_ADDSET_3 (0x8U << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000008 */
7181
7182 #define FSMC_BWTR2_ADDHLD_Pos (4U)
7183 #define FSMC_BWTR2_ADDHLD_Msk (0xFU << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x000000F0 */
7184 #define FSMC_BWTR2_ADDHLD FSMC_BWTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7185 #define FSMC_BWTR2_ADDHLD_0 (0x1U << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000010 */
7186 #define FSMC_BWTR2_ADDHLD_1 (0x2U << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000020 */
7187 #define FSMC_BWTR2_ADDHLD_2 (0x4U << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000040 */
7188 #define FSMC_BWTR2_ADDHLD_3 (0x8U << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000080 */
7189
7190 #define FSMC_BWTR2_DATAST_Pos (8U)
7191 #define FSMC_BWTR2_DATAST_Msk (0xFFU << FSMC_BWTR2_DATAST_Pos) /*!< 0x0000FF00 */
7192 #define FSMC_BWTR2_DATAST FSMC_BWTR2_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
7193 #define FSMC_BWTR2_DATAST_0 (0x01U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000100 */
7194 #define FSMC_BWTR2_DATAST_1 (0x02U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000200 */
7195 #define FSMC_BWTR2_DATAST_2 (0x04U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000400 */
7196 #define FSMC_BWTR2_DATAST_3 (0x08U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000800 */
7197 #define FSMC_BWTR2_DATAST_4 (0x10U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00001000 */
7198 #define FSMC_BWTR2_DATAST_5 (0x20U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00002000 */
7199 #define FSMC_BWTR2_DATAST_6 (0x40U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00004000 */
7200 #define FSMC_BWTR2_DATAST_7 (0x80U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00008000 */
7201
7202 #define FSMC_BWTR2_BUSTURN_Pos (16U)
7203 #define FSMC_BWTR2_BUSTURN_Msk (0xFU << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x000F0000 */
7204 #define FSMC_BWTR2_BUSTURN FSMC_BWTR2_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
7205 #define FSMC_BWTR2_BUSTURN_0 (0x1U << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00010000 */
7206 #define FSMC_BWTR2_BUSTURN_1 (0x2U << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00020000 */
7207 #define FSMC_BWTR2_BUSTURN_2 (0x4U << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00040000 */
7208 #define FSMC_BWTR2_BUSTURN_3 (0x8U << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00080000 */
7209
7210 #define FSMC_BWTR2_ACCMOD_Pos (28U)
7211 #define FSMC_BWTR2_ACCMOD_Msk (0x3U << FSMC_BWTR2_ACCMOD_Pos) /*!< 0x30000000 */
7212 #define FSMC_BWTR2_ACCMOD FSMC_BWTR2_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7213 #define FSMC_BWTR2_ACCMOD_0 (0x1U << FSMC_BWTR2_ACCMOD_Pos) /*!< 0x10000000 */
7214 #define FSMC_BWTR2_ACCMOD_1 (0x2U << FSMC_BWTR2_ACCMOD_Pos) /*!< 0x20000000 */
7215
7216 /****************** Bit definition for FSMC_BWTR3 register ******************/
7217 #define FSMC_BWTR3_ADDSET_Pos (0U)
7218 #define FSMC_BWTR3_ADDSET_Msk (0xFU << FSMC_BWTR3_ADDSET_Pos) /*!< 0x0000000F */
7219 #define FSMC_BWTR3_ADDSET FSMC_BWTR3_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7220 #define FSMC_BWTR3_ADDSET_0 (0x1U << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000001 */
7221 #define FSMC_BWTR3_ADDSET_1 (0x2U << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000002 */
7222 #define FSMC_BWTR3_ADDSET_2 (0x4U << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000004 */
7223 #define FSMC_BWTR3_ADDSET_3 (0x8U << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000008 */
7224
7225 #define FSMC_BWTR3_ADDHLD_Pos (4U)
7226 #define FSMC_BWTR3_ADDHLD_Msk (0xFU << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x000000F0 */
7227 #define FSMC_BWTR3_ADDHLD FSMC_BWTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7228 #define FSMC_BWTR3_ADDHLD_0 (0x1U << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000010 */
7229 #define FSMC_BWTR3_ADDHLD_1 (0x2U << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000020 */
7230 #define FSMC_BWTR3_ADDHLD_2 (0x4U << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000040 */
7231 #define FSMC_BWTR3_ADDHLD_3 (0x8U << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000080 */
7232
7233 #define FSMC_BWTR3_DATAST_Pos (8U)
7234 #define FSMC_BWTR3_DATAST_Msk (0xFFU << FSMC_BWTR3_DATAST_Pos) /*!< 0x0000FF00 */
7235 #define FSMC_BWTR3_DATAST FSMC_BWTR3_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
7236 #define FSMC_BWTR3_DATAST_0 (0x01U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000100 */
7237 #define FSMC_BWTR3_DATAST_1 (0x02U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000200 */
7238 #define FSMC_BWTR3_DATAST_2 (0x04U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000400 */
7239 #define FSMC_BWTR3_DATAST_3 (0x08U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000800 */
7240 #define FSMC_BWTR3_DATAST_4 (0x10U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00001000 */
7241 #define FSMC_BWTR3_DATAST_5 (0x20U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00002000 */
7242 #define FSMC_BWTR3_DATAST_6 (0x40U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00004000 */
7243 #define FSMC_BWTR3_DATAST_7 (0x80U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00008000 */
7244
7245 #define FSMC_BWTR3_BUSTURN_Pos (16U)
7246 #define FSMC_BWTR3_BUSTURN_Msk (0xFU << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x000F0000 */
7247 #define FSMC_BWTR3_BUSTURN FSMC_BWTR3_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
7248 #define FSMC_BWTR3_BUSTURN_0 (0x1U << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00010000 */
7249 #define FSMC_BWTR3_BUSTURN_1 (0x2U << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00020000 */
7250 #define FSMC_BWTR3_BUSTURN_2 (0x4U << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00040000 */
7251 #define FSMC_BWTR3_BUSTURN_3 (0x8U << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00080000 */
7252
7253 #define FSMC_BWTR3_ACCMOD_Pos (28U)
7254 #define FSMC_BWTR3_ACCMOD_Msk (0x3U << FSMC_BWTR3_ACCMOD_Pos) /*!< 0x30000000 */
7255 #define FSMC_BWTR3_ACCMOD FSMC_BWTR3_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7256 #define FSMC_BWTR3_ACCMOD_0 (0x1U << FSMC_BWTR3_ACCMOD_Pos) /*!< 0x10000000 */
7257 #define FSMC_BWTR3_ACCMOD_1 (0x2U << FSMC_BWTR3_ACCMOD_Pos) /*!< 0x20000000 */
7258
7259 /****************** Bit definition for FSMC_BWTR4 register ******************/
7260 #define FSMC_BWTR4_ADDSET_Pos (0U)
7261 #define FSMC_BWTR4_ADDSET_Msk (0xFU << FSMC_BWTR4_ADDSET_Pos) /*!< 0x0000000F */
7262 #define FSMC_BWTR4_ADDSET FSMC_BWTR4_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7263 #define FSMC_BWTR4_ADDSET_0 (0x1U << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000001 */
7264 #define FSMC_BWTR4_ADDSET_1 (0x2U << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000002 */
7265 #define FSMC_BWTR4_ADDSET_2 (0x4U << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000004 */
7266 #define FSMC_BWTR4_ADDSET_3 (0x8U << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000008 */
7267
7268 #define FSMC_BWTR4_ADDHLD_Pos (4U)
7269 #define FSMC_BWTR4_ADDHLD_Msk (0xFU << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x000000F0 */
7270 #define FSMC_BWTR4_ADDHLD FSMC_BWTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7271 #define FSMC_BWTR4_ADDHLD_0 (0x1U << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000010 */
7272 #define FSMC_BWTR4_ADDHLD_1 (0x2U << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000020 */
7273 #define FSMC_BWTR4_ADDHLD_2 (0x4U << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000040 */
7274 #define FSMC_BWTR4_ADDHLD_3 (0x8U << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000080 */
7275
7276 #define FSMC_BWTR4_DATAST_Pos (8U)
7277 #define FSMC_BWTR4_DATAST_Msk (0xFFU << FSMC_BWTR4_DATAST_Pos) /*!< 0x0000FF00 */
7278 #define FSMC_BWTR4_DATAST FSMC_BWTR4_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
7279 #define FSMC_BWTR4_DATAST_0 0x00000100U /*!<Bit 0 */
7280 #define FSMC_BWTR4_DATAST_1 0x00000200U /*!<Bit 1 */
7281 #define FSMC_BWTR4_DATAST_2 0x00000400U /*!<Bit 2 */
7282 #define FSMC_BWTR4_DATAST_3 0x00000800U /*!<Bit 3 */
7283 #define FSMC_BWTR4_DATAST_4 0x00001000U /*!<Bit 4 */
7284 #define FSMC_BWTR4_DATAST_5 0x00002000U /*!<Bit 5 */
7285 #define FSMC_BWTR4_DATAST_6 0x00004000U /*!<Bit 6 */
7286 #define FSMC_BWTR4_DATAST_7 0x00008000U /*!<Bit 7 */
7287
7288 #define FSMC_BWTR4_BUSTURN_Pos (16U)
7289 #define FSMC_BWTR4_BUSTURN_Msk (0xFU << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x000F0000 */
7290 #define FSMC_BWTR4_BUSTURN FSMC_BWTR4_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
7291 #define FSMC_BWTR4_BUSTURN_0 (0x1U << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00010000 */
7292 #define FSMC_BWTR4_BUSTURN_1 (0x2U << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00020000 */
7293 #define FSMC_BWTR4_BUSTURN_2 (0x4U << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00040000 */
7294 #define FSMC_BWTR4_BUSTURN_3 (0x8U << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00080000 */
7295
7296 #define FSMC_BWTR4_ACCMOD_Pos (28U)
7297 #define FSMC_BWTR4_ACCMOD_Msk (0x3U << FSMC_BWTR4_ACCMOD_Pos) /*!< 0x30000000 */
7298 #define FSMC_BWTR4_ACCMOD FSMC_BWTR4_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7299 #define FSMC_BWTR4_ACCMOD_0 (0x1U << FSMC_BWTR4_ACCMOD_Pos) /*!< 0x10000000 */
7300 #define FSMC_BWTR4_ACCMOD_1 (0x2U << FSMC_BWTR4_ACCMOD_Pos) /*!< 0x20000000 */
7301
7302 /******************************************************************************/
7303 /* */
7304 /* General Purpose I/O */
7305 /* */
7306 /******************************************************************************/
7307 /****************** Bits definition for GPIO_MODER register *****************/
7308 #define GPIO_MODER_MODE0_Pos (0U)
7309 #define GPIO_MODER_MODE0_Msk (0x3U << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */
7310 #define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk
7311 #define GPIO_MODER_MODE0_0 (0x1U << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */
7312 #define GPIO_MODER_MODE0_1 (0x2U << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */
7313 #define GPIO_MODER_MODE1_Pos (2U)
7314 #define GPIO_MODER_MODE1_Msk (0x3U << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */
7315 #define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk
7316 #define GPIO_MODER_MODE1_0 (0x1U << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */
7317 #define GPIO_MODER_MODE1_1 (0x2U << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */
7318 #define GPIO_MODER_MODE2_Pos (4U)
7319 #define GPIO_MODER_MODE2_Msk (0x3U << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */
7320 #define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk
7321 #define GPIO_MODER_MODE2_0 (0x1U << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */
7322 #define GPIO_MODER_MODE2_1 (0x2U << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */
7323 #define GPIO_MODER_MODE3_Pos (6U)
7324 #define GPIO_MODER_MODE3_Msk (0x3U << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */
7325 #define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk
7326 #define GPIO_MODER_MODE3_0 (0x1U << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */
7327 #define GPIO_MODER_MODE3_1 (0x2U << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */
7328 #define GPIO_MODER_MODE4_Pos (8U)
7329 #define GPIO_MODER_MODE4_Msk (0x3U << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */
7330 #define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk
7331 #define GPIO_MODER_MODE4_0 (0x1U << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */
7332 #define GPIO_MODER_MODE4_1 (0x2U << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */
7333 #define GPIO_MODER_MODE5_Pos (10U)
7334 #define GPIO_MODER_MODE5_Msk (0x3U << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */
7335 #define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk
7336 #define GPIO_MODER_MODE5_0 (0x1U << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */
7337 #define GPIO_MODER_MODE5_1 (0x2U << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */
7338 #define GPIO_MODER_MODE6_Pos (12U)
7339 #define GPIO_MODER_MODE6_Msk (0x3U << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */
7340 #define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk
7341 #define GPIO_MODER_MODE6_0 (0x1U << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */
7342 #define GPIO_MODER_MODE6_1 (0x2U << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */
7343 #define GPIO_MODER_MODE7_Pos (14U)
7344 #define GPIO_MODER_MODE7_Msk (0x3U << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */
7345 #define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk
7346 #define GPIO_MODER_MODE7_0 (0x1U << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */
7347 #define GPIO_MODER_MODE7_1 (0x2U << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */
7348 #define GPIO_MODER_MODE8_Pos (16U)
7349 #define GPIO_MODER_MODE8_Msk (0x3U << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */
7350 #define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk
7351 #define GPIO_MODER_MODE8_0 (0x1U << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */
7352 #define GPIO_MODER_MODE8_1 (0x2U << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */
7353 #define GPIO_MODER_MODE9_Pos (18U)
7354 #define GPIO_MODER_MODE9_Msk (0x3U << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */
7355 #define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk
7356 #define GPIO_MODER_MODE9_0 (0x1U << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */
7357 #define GPIO_MODER_MODE9_1 (0x2U << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */
7358 #define GPIO_MODER_MODE10_Pos (20U)
7359 #define GPIO_MODER_MODE10_Msk (0x3U << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */
7360 #define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk
7361 #define GPIO_MODER_MODE10_0 (0x1U << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */
7362 #define GPIO_MODER_MODE10_1 (0x2U << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */
7363 #define GPIO_MODER_MODE11_Pos (22U)
7364 #define GPIO_MODER_MODE11_Msk (0x3U << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */
7365 #define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk
7366 #define GPIO_MODER_MODE11_0 (0x1U << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */
7367 #define GPIO_MODER_MODE11_1 (0x2U << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */
7368 #define GPIO_MODER_MODE12_Pos (24U)
7369 #define GPIO_MODER_MODE12_Msk (0x3U << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */
7370 #define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk
7371 #define GPIO_MODER_MODE12_0 (0x1U << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */
7372 #define GPIO_MODER_MODE12_1 (0x2U << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */
7373 #define GPIO_MODER_MODE13_Pos (26U)
7374 #define GPIO_MODER_MODE13_Msk (0x3U << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */
7375 #define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk
7376 #define GPIO_MODER_MODE13_0 (0x1U << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */
7377 #define GPIO_MODER_MODE13_1 (0x2U << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */
7378 #define GPIO_MODER_MODE14_Pos (28U)
7379 #define GPIO_MODER_MODE14_Msk (0x3U << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */
7380 #define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk
7381 #define GPIO_MODER_MODE14_0 (0x1U << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */
7382 #define GPIO_MODER_MODE14_1 (0x2U << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */
7383 #define GPIO_MODER_MODE15_Pos (30U)
7384 #define GPIO_MODER_MODE15_Msk (0x3U << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */
7385 #define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk
7386 #define GPIO_MODER_MODE15_0 (0x1U << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */
7387 #define GPIO_MODER_MODE15_1 (0x2U << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */
7388
7389 /* Legacy defines */
7390 #define GPIO_MODER_MODER0_Pos (0U)
7391 #define GPIO_MODER_MODER0_Msk (0x3U << GPIO_MODER_MODER0_Pos) /*!< 0x00000003 */
7392 #define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk
7393 #define GPIO_MODER_MODER0_0 (0x1U << GPIO_MODER_MODER0_Pos) /*!< 0x00000001 */
7394 #define GPIO_MODER_MODER0_1 (0x2U << GPIO_MODER_MODER0_Pos) /*!< 0x00000002 */
7395 #define GPIO_MODER_MODER1_Pos (2U)
7396 #define GPIO_MODER_MODER1_Msk (0x3U << GPIO_MODER_MODER1_Pos) /*!< 0x0000000C */
7397 #define GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk
7398 #define GPIO_MODER_MODER1_0 (0x1U << GPIO_MODER_MODER1_Pos) /*!< 0x00000004 */
7399 #define GPIO_MODER_MODER1_1 (0x2U << GPIO_MODER_MODER1_Pos) /*!< 0x00000008 */
7400 #define GPIO_MODER_MODER2_Pos (4U)
7401 #define GPIO_MODER_MODER2_Msk (0x3U << GPIO_MODER_MODER2_Pos) /*!< 0x00000030 */
7402 #define GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk
7403 #define GPIO_MODER_MODER2_0 (0x1U << GPIO_MODER_MODER2_Pos) /*!< 0x00000010 */
7404 #define GPIO_MODER_MODER2_1 (0x2U << GPIO_MODER_MODER2_Pos) /*!< 0x00000020 */
7405 #define GPIO_MODER_MODER3_Pos (6U)
7406 #define GPIO_MODER_MODER3_Msk (0x3U << GPIO_MODER_MODER3_Pos) /*!< 0x000000C0 */
7407 #define GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk
7408 #define GPIO_MODER_MODER3_0 (0x1U << GPIO_MODER_MODER3_Pos) /*!< 0x00000040 */
7409 #define GPIO_MODER_MODER3_1 (0x2U << GPIO_MODER_MODER3_Pos) /*!< 0x00000080 */
7410 #define GPIO_MODER_MODER4_Pos (8U)
7411 #define GPIO_MODER_MODER4_Msk (0x3U << GPIO_MODER_MODER4_Pos) /*!< 0x00000300 */
7412 #define GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk
7413 #define GPIO_MODER_MODER4_0 (0x1U << GPIO_MODER_MODER4_Pos) /*!< 0x00000100 */
7414 #define GPIO_MODER_MODER4_1 (0x2U << GPIO_MODER_MODER4_Pos) /*!< 0x00000200 */
7415 #define GPIO_MODER_MODER5_Pos (10U)
7416 #define GPIO_MODER_MODER5_Msk (0x3U << GPIO_MODER_MODER5_Pos) /*!< 0x00000C00 */
7417 #define GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk
7418 #define GPIO_MODER_MODER5_0 (0x1U << GPIO_MODER_MODER5_Pos) /*!< 0x00000400 */
7419 #define GPIO_MODER_MODER5_1 (0x2U << GPIO_MODER_MODER5_Pos) /*!< 0x00000800 */
7420 #define GPIO_MODER_MODER6_Pos (12U)
7421 #define GPIO_MODER_MODER6_Msk (0x3U << GPIO_MODER_MODER6_Pos) /*!< 0x00003000 */
7422 #define GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk
7423 #define GPIO_MODER_MODER6_0 (0x1U << GPIO_MODER_MODER6_Pos) /*!< 0x00001000 */
7424 #define GPIO_MODER_MODER6_1 (0x2U << GPIO_MODER_MODER6_Pos) /*!< 0x00002000 */
7425 #define GPIO_MODER_MODER7_Pos (14U)
7426 #define GPIO_MODER_MODER7_Msk (0x3U << GPIO_MODER_MODER7_Pos) /*!< 0x0000C000 */
7427 #define GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk
7428 #define GPIO_MODER_MODER7_0 (0x1U << GPIO_MODER_MODER7_Pos) /*!< 0x00004000 */
7429 #define GPIO_MODER_MODER7_1 (0x2U << GPIO_MODER_MODER7_Pos) /*!< 0x00008000 */
7430 #define GPIO_MODER_MODER8_Pos (16U)
7431 #define GPIO_MODER_MODER8_Msk (0x3U << GPIO_MODER_MODER8_Pos) /*!< 0x00030000 */
7432 #define GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk
7433 #define GPIO_MODER_MODER8_0 (0x1U << GPIO_MODER_MODER8_Pos) /*!< 0x00010000 */
7434 #define GPIO_MODER_MODER8_1 (0x2U << GPIO_MODER_MODER8_Pos) /*!< 0x00020000 */
7435 #define GPIO_MODER_MODER9_Pos (18U)
7436 #define GPIO_MODER_MODER9_Msk (0x3U << GPIO_MODER_MODER9_Pos) /*!< 0x000C0000 */
7437 #define GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk
7438 #define GPIO_MODER_MODER9_0 (0x1U << GPIO_MODER_MODER9_Pos) /*!< 0x00040000 */
7439 #define GPIO_MODER_MODER9_1 (0x2U << GPIO_MODER_MODER9_Pos) /*!< 0x00080000 */
7440 #define GPIO_MODER_MODER10_Pos (20U)
7441 #define GPIO_MODER_MODER10_Msk (0x3U << GPIO_MODER_MODER10_Pos) /*!< 0x00300000 */
7442 #define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk
7443 #define GPIO_MODER_MODER10_0 (0x1U << GPIO_MODER_MODER10_Pos) /*!< 0x00100000 */
7444 #define GPIO_MODER_MODER10_1 (0x2U << GPIO_MODER_MODER10_Pos) /*!< 0x00200000 */
7445 #define GPIO_MODER_MODER11_Pos (22U)
7446 #define GPIO_MODER_MODER11_Msk (0x3U << GPIO_MODER_MODER11_Pos) /*!< 0x00C00000 */
7447 #define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk
7448 #define GPIO_MODER_MODER11_0 (0x1U << GPIO_MODER_MODER11_Pos) /*!< 0x00400000 */
7449 #define GPIO_MODER_MODER11_1 (0x2U << GPIO_MODER_MODER11_Pos) /*!< 0x00800000 */
7450 #define GPIO_MODER_MODER12_Pos (24U)
7451 #define GPIO_MODER_MODER12_Msk (0x3U << GPIO_MODER_MODER12_Pos) /*!< 0x03000000 */
7452 #define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk
7453 #define GPIO_MODER_MODER12_0 (0x1U << GPIO_MODER_MODER12_Pos) /*!< 0x01000000 */
7454 #define GPIO_MODER_MODER12_1 (0x2U << GPIO_MODER_MODER12_Pos) /*!< 0x02000000 */
7455 #define GPIO_MODER_MODER13_Pos (26U)
7456 #define GPIO_MODER_MODER13_Msk (0x3U << GPIO_MODER_MODER13_Pos) /*!< 0x0C000000 */
7457 #define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk
7458 #define GPIO_MODER_MODER13_0 (0x1U << GPIO_MODER_MODER13_Pos) /*!< 0x04000000 */
7459 #define GPIO_MODER_MODER13_1 (0x2U << GPIO_MODER_MODER13_Pos) /*!< 0x08000000 */
7460 #define GPIO_MODER_MODER14_Pos (28U)
7461 #define GPIO_MODER_MODER14_Msk (0x3U << GPIO_MODER_MODER14_Pos) /*!< 0x30000000 */
7462 #define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk
7463 #define GPIO_MODER_MODER14_0 (0x1U << GPIO_MODER_MODER14_Pos) /*!< 0x10000000 */
7464 #define GPIO_MODER_MODER14_1 (0x2U << GPIO_MODER_MODER14_Pos) /*!< 0x20000000 */
7465 #define GPIO_MODER_MODER15_Pos (30U)
7466 #define GPIO_MODER_MODER15_Msk (0x3U << GPIO_MODER_MODER15_Pos) /*!< 0xC0000000 */
7467 #define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk
7468 #define GPIO_MODER_MODER15_0 (0x1U << GPIO_MODER_MODER15_Pos) /*!< 0x40000000 */
7469 #define GPIO_MODER_MODER15_1 (0x2U << GPIO_MODER_MODER15_Pos) /*!< 0x80000000 */
7470
7471 /****************** Bits definition for GPIO_OTYPER register ****************/
7472 #define GPIO_OTYPER_OT0_Pos (0U)
7473 #define GPIO_OTYPER_OT0_Msk (0x1U << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */
7474 #define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk
7475 #define GPIO_OTYPER_OT1_Pos (1U)
7476 #define GPIO_OTYPER_OT1_Msk (0x1U << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */
7477 #define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk
7478 #define GPIO_OTYPER_OT2_Pos (2U)
7479 #define GPIO_OTYPER_OT2_Msk (0x1U << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */
7480 #define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk
7481 #define GPIO_OTYPER_OT3_Pos (3U)
7482 #define GPIO_OTYPER_OT3_Msk (0x1U << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */
7483 #define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk
7484 #define GPIO_OTYPER_OT4_Pos (4U)
7485 #define GPIO_OTYPER_OT4_Msk (0x1U << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */
7486 #define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk
7487 #define GPIO_OTYPER_OT5_Pos (5U)
7488 #define GPIO_OTYPER_OT5_Msk (0x1U << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */
7489 #define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk
7490 #define GPIO_OTYPER_OT6_Pos (6U)
7491 #define GPIO_OTYPER_OT6_Msk (0x1U << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */
7492 #define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk
7493 #define GPIO_OTYPER_OT7_Pos (7U)
7494 #define GPIO_OTYPER_OT7_Msk (0x1U << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */
7495 #define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk
7496 #define GPIO_OTYPER_OT8_Pos (8U)
7497 #define GPIO_OTYPER_OT8_Msk (0x1U << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */
7498 #define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk
7499 #define GPIO_OTYPER_OT9_Pos (9U)
7500 #define GPIO_OTYPER_OT9_Msk (0x1U << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */
7501 #define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk
7502 #define GPIO_OTYPER_OT10_Pos (10U)
7503 #define GPIO_OTYPER_OT10_Msk (0x1U << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */
7504 #define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk
7505 #define GPIO_OTYPER_OT11_Pos (11U)
7506 #define GPIO_OTYPER_OT11_Msk (0x1U << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */
7507 #define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk
7508 #define GPIO_OTYPER_OT12_Pos (12U)
7509 #define GPIO_OTYPER_OT12_Msk (0x1U << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */
7510 #define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk
7511 #define GPIO_OTYPER_OT13_Pos (13U)
7512 #define GPIO_OTYPER_OT13_Msk (0x1U << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */
7513 #define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk
7514 #define GPIO_OTYPER_OT14_Pos (14U)
7515 #define GPIO_OTYPER_OT14_Msk (0x1U << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */
7516 #define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk
7517 #define GPIO_OTYPER_OT15_Pos (15U)
7518 #define GPIO_OTYPER_OT15_Msk (0x1U << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */
7519 #define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk
7520
7521 /* Legacy defines */
7522 #define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0
7523 #define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1
7524 #define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2
7525 #define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3
7526 #define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4
7527 #define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5
7528 #define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6
7529 #define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7
7530 #define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8
7531 #define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9
7532 #define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10
7533 #define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11
7534 #define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12
7535 #define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13
7536 #define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14
7537 #define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15
7538
7539 /****************** Bits definition for GPIO_OSPEEDR register ***************/
7540 #define GPIO_OSPEEDR_OSPEED0_Pos (0U)
7541 #define GPIO_OSPEEDR_OSPEED0_Msk (0x3U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */
7542 #define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk
7543 #define GPIO_OSPEEDR_OSPEED0_0 (0x1U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */
7544 #define GPIO_OSPEEDR_OSPEED0_1 (0x2U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */
7545 #define GPIO_OSPEEDR_OSPEED1_Pos (2U)
7546 #define GPIO_OSPEEDR_OSPEED1_Msk (0x3U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */
7547 #define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk
7548 #define GPIO_OSPEEDR_OSPEED1_0 (0x1U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */
7549 #define GPIO_OSPEEDR_OSPEED1_1 (0x2U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */
7550 #define GPIO_OSPEEDR_OSPEED2_Pos (4U)
7551 #define GPIO_OSPEEDR_OSPEED2_Msk (0x3U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */
7552 #define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk
7553 #define GPIO_OSPEEDR_OSPEED2_0 (0x1U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */
7554 #define GPIO_OSPEEDR_OSPEED2_1 (0x2U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */
7555 #define GPIO_OSPEEDR_OSPEED3_Pos (6U)
7556 #define GPIO_OSPEEDR_OSPEED3_Msk (0x3U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */
7557 #define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk
7558 #define GPIO_OSPEEDR_OSPEED3_0 (0x1U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */
7559 #define GPIO_OSPEEDR_OSPEED3_1 (0x2U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */
7560 #define GPIO_OSPEEDR_OSPEED4_Pos (8U)
7561 #define GPIO_OSPEEDR_OSPEED4_Msk (0x3U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */
7562 #define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk
7563 #define GPIO_OSPEEDR_OSPEED4_0 (0x1U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */
7564 #define GPIO_OSPEEDR_OSPEED4_1 (0x2U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */
7565 #define GPIO_OSPEEDR_OSPEED5_Pos (10U)
7566 #define GPIO_OSPEEDR_OSPEED5_Msk (0x3U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */
7567 #define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk
7568 #define GPIO_OSPEEDR_OSPEED5_0 (0x1U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */
7569 #define GPIO_OSPEEDR_OSPEED5_1 (0x2U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */
7570 #define GPIO_OSPEEDR_OSPEED6_Pos (12U)
7571 #define GPIO_OSPEEDR_OSPEED6_Msk (0x3U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */
7572 #define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk
7573 #define GPIO_OSPEEDR_OSPEED6_0 (0x1U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */
7574 #define GPIO_OSPEEDR_OSPEED6_1 (0x2U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */
7575 #define GPIO_OSPEEDR_OSPEED7_Pos (14U)
7576 #define GPIO_OSPEEDR_OSPEED7_Msk (0x3U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */
7577 #define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk
7578 #define GPIO_OSPEEDR_OSPEED7_0 (0x1U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */
7579 #define GPIO_OSPEEDR_OSPEED7_1 (0x2U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */
7580 #define GPIO_OSPEEDR_OSPEED8_Pos (16U)
7581 #define GPIO_OSPEEDR_OSPEED8_Msk (0x3U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */
7582 #define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk
7583 #define GPIO_OSPEEDR_OSPEED8_0 (0x1U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */
7584 #define GPIO_OSPEEDR_OSPEED8_1 (0x2U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */
7585 #define GPIO_OSPEEDR_OSPEED9_Pos (18U)
7586 #define GPIO_OSPEEDR_OSPEED9_Msk (0x3U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */
7587 #define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk
7588 #define GPIO_OSPEEDR_OSPEED9_0 (0x1U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */
7589 #define GPIO_OSPEEDR_OSPEED9_1 (0x2U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */
7590 #define GPIO_OSPEEDR_OSPEED10_Pos (20U)
7591 #define GPIO_OSPEEDR_OSPEED10_Msk (0x3U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */
7592 #define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk
7593 #define GPIO_OSPEEDR_OSPEED10_0 (0x1U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */
7594 #define GPIO_OSPEEDR_OSPEED10_1 (0x2U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */
7595 #define GPIO_OSPEEDR_OSPEED11_Pos (22U)
7596 #define GPIO_OSPEEDR_OSPEED11_Msk (0x3U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */
7597 #define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk
7598 #define GPIO_OSPEEDR_OSPEED11_0 (0x1U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */
7599 #define GPIO_OSPEEDR_OSPEED11_1 (0x2U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */
7600 #define GPIO_OSPEEDR_OSPEED12_Pos (24U)
7601 #define GPIO_OSPEEDR_OSPEED12_Msk (0x3U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */
7602 #define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk
7603 #define GPIO_OSPEEDR_OSPEED12_0 (0x1U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */
7604 #define GPIO_OSPEEDR_OSPEED12_1 (0x2U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */
7605 #define GPIO_OSPEEDR_OSPEED13_Pos (26U)
7606 #define GPIO_OSPEEDR_OSPEED13_Msk (0x3U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */
7607 #define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk
7608 #define GPIO_OSPEEDR_OSPEED13_0 (0x1U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */
7609 #define GPIO_OSPEEDR_OSPEED13_1 (0x2U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */
7610 #define GPIO_OSPEEDR_OSPEED14_Pos (28U)
7611 #define GPIO_OSPEEDR_OSPEED14_Msk (0x3U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */
7612 #define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk
7613 #define GPIO_OSPEEDR_OSPEED14_0 (0x1U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */
7614 #define GPIO_OSPEEDR_OSPEED14_1 (0x2U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */
7615 #define GPIO_OSPEEDR_OSPEED15_Pos (30U)
7616 #define GPIO_OSPEEDR_OSPEED15_Msk (0x3U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */
7617 #define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk
7618 #define GPIO_OSPEEDR_OSPEED15_0 (0x1U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */
7619 #define GPIO_OSPEEDR_OSPEED15_1 (0x2U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */
7620
7621 /* Legacy defines */
7622 #define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0
7623 #define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0
7624 #define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1
7625 #define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEED1
7626 #define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0
7627 #define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1
7628 #define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2
7629 #define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0
7630 #define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEED2_1
7631 #define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3
7632 #define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEED3_0
7633 #define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1
7634 #define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4
7635 #define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0
7636 #define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1
7637 #define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5
7638 #define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0
7639 #define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1
7640 #define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6
7641 #define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0
7642 #define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1
7643 #define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7
7644 #define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0
7645 #define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEED7_1
7646 #define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8
7647 #define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEED8_0
7648 #define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1
7649 #define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9
7650 #define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0
7651 #define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1
7652 #define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10
7653 #define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEED10_0
7654 #define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1
7655 #define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11
7656 #define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0
7657 #define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1
7658 #define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12
7659 #define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0
7660 #define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEED12_1
7661 #define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13
7662 #define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0
7663 #define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1
7664 #define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14
7665 #define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEED14_0
7666 #define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1
7667 #define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15
7668 #define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEED15_0
7669 #define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1
7670
7671 /****************** Bits definition for GPIO_PUPDR register *****************/
7672 #define GPIO_PUPDR_PUPD0_Pos (0U)
7673 #define GPIO_PUPDR_PUPD0_Msk (0x3U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */
7674 #define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk
7675 #define GPIO_PUPDR_PUPD0_0 (0x1U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */
7676 #define GPIO_PUPDR_PUPD0_1 (0x2U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */
7677 #define GPIO_PUPDR_PUPD1_Pos (2U)
7678 #define GPIO_PUPDR_PUPD1_Msk (0x3U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */
7679 #define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk
7680 #define GPIO_PUPDR_PUPD1_0 (0x1U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */
7681 #define GPIO_PUPDR_PUPD1_1 (0x2U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */
7682 #define GPIO_PUPDR_PUPD2_Pos (4U)
7683 #define GPIO_PUPDR_PUPD2_Msk (0x3U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */
7684 #define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk
7685 #define GPIO_PUPDR_PUPD2_0 (0x1U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */
7686 #define GPIO_PUPDR_PUPD2_1 (0x2U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */
7687 #define GPIO_PUPDR_PUPD3_Pos (6U)
7688 #define GPIO_PUPDR_PUPD3_Msk (0x3U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */
7689 #define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk
7690 #define GPIO_PUPDR_PUPD3_0 (0x1U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */
7691 #define GPIO_PUPDR_PUPD3_1 (0x2U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */
7692 #define GPIO_PUPDR_PUPD4_Pos (8U)
7693 #define GPIO_PUPDR_PUPD4_Msk (0x3U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */
7694 #define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk
7695 #define GPIO_PUPDR_PUPD4_0 (0x1U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */
7696 #define GPIO_PUPDR_PUPD4_1 (0x2U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */
7697 #define GPIO_PUPDR_PUPD5_Pos (10U)
7698 #define GPIO_PUPDR_PUPD5_Msk (0x3U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */
7699 #define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk
7700 #define GPIO_PUPDR_PUPD5_0 (0x1U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */
7701 #define GPIO_PUPDR_PUPD5_1 (0x2U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */
7702 #define GPIO_PUPDR_PUPD6_Pos (12U)
7703 #define GPIO_PUPDR_PUPD6_Msk (0x3U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */
7704 #define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk
7705 #define GPIO_PUPDR_PUPD6_0 (0x1U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */
7706 #define GPIO_PUPDR_PUPD6_1 (0x2U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */
7707 #define GPIO_PUPDR_PUPD7_Pos (14U)
7708 #define GPIO_PUPDR_PUPD7_Msk (0x3U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */
7709 #define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk
7710 #define GPIO_PUPDR_PUPD7_0 (0x1U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */
7711 #define GPIO_PUPDR_PUPD7_1 (0x2U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */
7712 #define GPIO_PUPDR_PUPD8_Pos (16U)
7713 #define GPIO_PUPDR_PUPD8_Msk (0x3U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */
7714 #define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk
7715 #define GPIO_PUPDR_PUPD8_0 (0x1U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */
7716 #define GPIO_PUPDR_PUPD8_1 (0x2U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */
7717 #define GPIO_PUPDR_PUPD9_Pos (18U)
7718 #define GPIO_PUPDR_PUPD9_Msk (0x3U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */
7719 #define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk
7720 #define GPIO_PUPDR_PUPD9_0 (0x1U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */
7721 #define GPIO_PUPDR_PUPD9_1 (0x2U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */
7722 #define GPIO_PUPDR_PUPD10_Pos (20U)
7723 #define GPIO_PUPDR_PUPD10_Msk (0x3U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */
7724 #define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk
7725 #define GPIO_PUPDR_PUPD10_0 (0x1U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */
7726 #define GPIO_PUPDR_PUPD10_1 (0x2U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */
7727 #define GPIO_PUPDR_PUPD11_Pos (22U)
7728 #define GPIO_PUPDR_PUPD11_Msk (0x3U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */
7729 #define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk
7730 #define GPIO_PUPDR_PUPD11_0 (0x1U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */
7731 #define GPIO_PUPDR_PUPD11_1 (0x2U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */
7732 #define GPIO_PUPDR_PUPD12_Pos (24U)
7733 #define GPIO_PUPDR_PUPD12_Msk (0x3U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */
7734 #define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk
7735 #define GPIO_PUPDR_PUPD12_0 (0x1U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */
7736 #define GPIO_PUPDR_PUPD12_1 (0x2U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */
7737 #define GPIO_PUPDR_PUPD13_Pos (26U)
7738 #define GPIO_PUPDR_PUPD13_Msk (0x3U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */
7739 #define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk
7740 #define GPIO_PUPDR_PUPD13_0 (0x1U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */
7741 #define GPIO_PUPDR_PUPD13_1 (0x2U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */
7742 #define GPIO_PUPDR_PUPD14_Pos (28U)
7743 #define GPIO_PUPDR_PUPD14_Msk (0x3U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */
7744 #define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk
7745 #define GPIO_PUPDR_PUPD14_0 (0x1U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */
7746 #define GPIO_PUPDR_PUPD14_1 (0x2U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */
7747 #define GPIO_PUPDR_PUPD15_Pos (30U)
7748 #define GPIO_PUPDR_PUPD15_Msk (0x3U << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */
7749 #define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk
7750 #define GPIO_PUPDR_PUPD15_0 (0x1U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */
7751 #define GPIO_PUPDR_PUPD15_1 (0x2U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */
7752
7753 /* Legacy defines */
7754 #define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0
7755 #define GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0
7756 #define GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1
7757 #define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1
7758 #define GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0
7759 #define GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1
7760 #define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2
7761 #define GPIO_PUPDR_PUPDR2_0 GPIO_PUPDR_PUPD2_0
7762 #define GPIO_PUPDR_PUPDR2_1 GPIO_PUPDR_PUPD2_1
7763 #define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3
7764 #define GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0
7765 #define GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1
7766 #define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4
7767 #define GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0
7768 #define GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1
7769 #define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5
7770 #define GPIO_PUPDR_PUPDR5_0 GPIO_PUPDR_PUPD5_0
7771 #define GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1
7772 #define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPD6
7773 #define GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0
7774 #define GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1
7775 #define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7
7776 #define GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0
7777 #define GPIO_PUPDR_PUPDR7_1 GPIO_PUPDR_PUPD7_1
7778 #define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8
7779 #define GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0
7780 #define GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1
7781 #define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPD9
7782 #define GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0
7783 #define GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1
7784 #define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10
7785 #define GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0
7786 #define GPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1
7787 #define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11
7788 #define GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0
7789 #define GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1
7790 #define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12
7791 #define GPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0
7792 #define GPIO_PUPDR_PUPDR12_1 GPIO_PUPDR_PUPD12_1
7793 #define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPD13
7794 #define GPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0
7795 #define GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1
7796 #define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14
7797 #define GPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0
7798 #define GPIO_PUPDR_PUPDR14_1 GPIO_PUPDR_PUPD14_1
7799 #define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15
7800 #define GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0
7801 #define GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1
7802
7803 /****************** Bits definition for GPIO_IDR register *******************/
7804 #define GPIO_IDR_ID0_Pos (0U)
7805 #define GPIO_IDR_ID0_Msk (0x1U << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */
7806 #define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk
7807 #define GPIO_IDR_ID1_Pos (1U)
7808 #define GPIO_IDR_ID1_Msk (0x1U << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */
7809 #define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk
7810 #define GPIO_IDR_ID2_Pos (2U)
7811 #define GPIO_IDR_ID2_Msk (0x1U << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */
7812 #define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk
7813 #define GPIO_IDR_ID3_Pos (3U)
7814 #define GPIO_IDR_ID3_Msk (0x1U << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */
7815 #define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk
7816 #define GPIO_IDR_ID4_Pos (4U)
7817 #define GPIO_IDR_ID4_Msk (0x1U << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */
7818 #define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk
7819 #define GPIO_IDR_ID5_Pos (5U)
7820 #define GPIO_IDR_ID5_Msk (0x1U << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */
7821 #define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk
7822 #define GPIO_IDR_ID6_Pos (6U)
7823 #define GPIO_IDR_ID6_Msk (0x1U << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */
7824 #define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk
7825 #define GPIO_IDR_ID7_Pos (7U)
7826 #define GPIO_IDR_ID7_Msk (0x1U << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */
7827 #define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk
7828 #define GPIO_IDR_ID8_Pos (8U)
7829 #define GPIO_IDR_ID8_Msk (0x1U << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */
7830 #define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk
7831 #define GPIO_IDR_ID9_Pos (9U)
7832 #define GPIO_IDR_ID9_Msk (0x1U << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */
7833 #define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk
7834 #define GPIO_IDR_ID10_Pos (10U)
7835 #define GPIO_IDR_ID10_Msk (0x1U << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */
7836 #define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk
7837 #define GPIO_IDR_ID11_Pos (11U)
7838 #define GPIO_IDR_ID11_Msk (0x1U << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */
7839 #define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk
7840 #define GPIO_IDR_ID12_Pos (12U)
7841 #define GPIO_IDR_ID12_Msk (0x1U << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */
7842 #define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk
7843 #define GPIO_IDR_ID13_Pos (13U)
7844 #define GPIO_IDR_ID13_Msk (0x1U << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */
7845 #define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk
7846 #define GPIO_IDR_ID14_Pos (14U)
7847 #define GPIO_IDR_ID14_Msk (0x1U << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */
7848 #define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk
7849 #define GPIO_IDR_ID15_Pos (15U)
7850 #define GPIO_IDR_ID15_Msk (0x1U << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */
7851 #define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk
7852
7853 /* Legacy defines */
7854 #define GPIO_IDR_IDR_0 GPIO_IDR_ID0
7855 #define GPIO_IDR_IDR_1 GPIO_IDR_ID1
7856 #define GPIO_IDR_IDR_2 GPIO_IDR_ID2
7857 #define GPIO_IDR_IDR_3 GPIO_IDR_ID3
7858 #define GPIO_IDR_IDR_4 GPIO_IDR_ID4
7859 #define GPIO_IDR_IDR_5 GPIO_IDR_ID5
7860 #define GPIO_IDR_IDR_6 GPIO_IDR_ID6
7861 #define GPIO_IDR_IDR_7 GPIO_IDR_ID7
7862 #define GPIO_IDR_IDR_8 GPIO_IDR_ID8
7863 #define GPIO_IDR_IDR_9 GPIO_IDR_ID9
7864 #define GPIO_IDR_IDR_10 GPIO_IDR_ID10
7865 #define GPIO_IDR_IDR_11 GPIO_IDR_ID11
7866 #define GPIO_IDR_IDR_12 GPIO_IDR_ID12
7867 #define GPIO_IDR_IDR_13 GPIO_IDR_ID13
7868 #define GPIO_IDR_IDR_14 GPIO_IDR_ID14
7869 #define GPIO_IDR_IDR_15 GPIO_IDR_ID15
7870
7871 /****************** Bits definition for GPIO_ODR register *******************/
7872 #define GPIO_ODR_OD0_Pos (0U)
7873 #define GPIO_ODR_OD0_Msk (0x1U << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */
7874 #define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk
7875 #define GPIO_ODR_OD1_Pos (1U)
7876 #define GPIO_ODR_OD1_Msk (0x1U << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */
7877 #define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk
7878 #define GPIO_ODR_OD2_Pos (2U)
7879 #define GPIO_ODR_OD2_Msk (0x1U << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */
7880 #define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk
7881 #define GPIO_ODR_OD3_Pos (3U)
7882 #define GPIO_ODR_OD3_Msk (0x1U << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */
7883 #define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk
7884 #define GPIO_ODR_OD4_Pos (4U)
7885 #define GPIO_ODR_OD4_Msk (0x1U << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */
7886 #define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk
7887 #define GPIO_ODR_OD5_Pos (5U)
7888 #define GPIO_ODR_OD5_Msk (0x1U << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */
7889 #define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk
7890 #define GPIO_ODR_OD6_Pos (6U)
7891 #define GPIO_ODR_OD6_Msk (0x1U << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */
7892 #define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk
7893 #define GPIO_ODR_OD7_Pos (7U)
7894 #define GPIO_ODR_OD7_Msk (0x1U << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */
7895 #define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk
7896 #define GPIO_ODR_OD8_Pos (8U)
7897 #define GPIO_ODR_OD8_Msk (0x1U << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */
7898 #define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk
7899 #define GPIO_ODR_OD9_Pos (9U)
7900 #define GPIO_ODR_OD9_Msk (0x1U << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */
7901 #define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk
7902 #define GPIO_ODR_OD10_Pos (10U)
7903 #define GPIO_ODR_OD10_Msk (0x1U << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */
7904 #define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk
7905 #define GPIO_ODR_OD11_Pos (11U)
7906 #define GPIO_ODR_OD11_Msk (0x1U << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */
7907 #define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk
7908 #define GPIO_ODR_OD12_Pos (12U)
7909 #define GPIO_ODR_OD12_Msk (0x1U << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */
7910 #define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk
7911 #define GPIO_ODR_OD13_Pos (13U)
7912 #define GPIO_ODR_OD13_Msk (0x1U << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */
7913 #define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk
7914 #define GPIO_ODR_OD14_Pos (14U)
7915 #define GPIO_ODR_OD14_Msk (0x1U << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */
7916 #define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk
7917 #define GPIO_ODR_OD15_Pos (15U)
7918 #define GPIO_ODR_OD15_Msk (0x1U << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */
7919 #define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk
7920 /* Legacy defines */
7921 #define GPIO_ODR_ODR_0 GPIO_ODR_OD0
7922 #define GPIO_ODR_ODR_1 GPIO_ODR_OD1
7923 #define GPIO_ODR_ODR_2 GPIO_ODR_OD2
7924 #define GPIO_ODR_ODR_3 GPIO_ODR_OD3
7925 #define GPIO_ODR_ODR_4 GPIO_ODR_OD4
7926 #define GPIO_ODR_ODR_5 GPIO_ODR_OD5
7927 #define GPIO_ODR_ODR_6 GPIO_ODR_OD6
7928 #define GPIO_ODR_ODR_7 GPIO_ODR_OD7
7929 #define GPIO_ODR_ODR_8 GPIO_ODR_OD8
7930 #define GPIO_ODR_ODR_9 GPIO_ODR_OD9
7931 #define GPIO_ODR_ODR_10 GPIO_ODR_OD10
7932 #define GPIO_ODR_ODR_11 GPIO_ODR_OD11
7933 #define GPIO_ODR_ODR_12 GPIO_ODR_OD12
7934 #define GPIO_ODR_ODR_13 GPIO_ODR_OD13
7935 #define GPIO_ODR_ODR_14 GPIO_ODR_OD14
7936 #define GPIO_ODR_ODR_15 GPIO_ODR_OD15
7937
7938 /****************** Bits definition for GPIO_BSRR register ******************/
7939 #define GPIO_BSRR_BS0_Pos (0U)
7940 #define GPIO_BSRR_BS0_Msk (0x1U << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */
7941 #define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk
7942 #define GPIO_BSRR_BS1_Pos (1U)
7943 #define GPIO_BSRR_BS1_Msk (0x1U << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */
7944 #define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk
7945 #define GPIO_BSRR_BS2_Pos (2U)
7946 #define GPIO_BSRR_BS2_Msk (0x1U << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */
7947 #define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk
7948 #define GPIO_BSRR_BS3_Pos (3U)
7949 #define GPIO_BSRR_BS3_Msk (0x1U << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */
7950 #define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk
7951 #define GPIO_BSRR_BS4_Pos (4U)
7952 #define GPIO_BSRR_BS4_Msk (0x1U << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */
7953 #define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk
7954 #define GPIO_BSRR_BS5_Pos (5U)
7955 #define GPIO_BSRR_BS5_Msk (0x1U << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */
7956 #define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk
7957 #define GPIO_BSRR_BS6_Pos (6U)
7958 #define GPIO_BSRR_BS6_Msk (0x1U << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */
7959 #define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk
7960 #define GPIO_BSRR_BS7_Pos (7U)
7961 #define GPIO_BSRR_BS7_Msk (0x1U << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */
7962 #define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk
7963 #define GPIO_BSRR_BS8_Pos (8U)
7964 #define GPIO_BSRR_BS8_Msk (0x1U << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */
7965 #define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk
7966 #define GPIO_BSRR_BS9_Pos (9U)
7967 #define GPIO_BSRR_BS9_Msk (0x1U << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */
7968 #define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk
7969 #define GPIO_BSRR_BS10_Pos (10U)
7970 #define GPIO_BSRR_BS10_Msk (0x1U << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */
7971 #define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk
7972 #define GPIO_BSRR_BS11_Pos (11U)
7973 #define GPIO_BSRR_BS11_Msk (0x1U << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */
7974 #define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk
7975 #define GPIO_BSRR_BS12_Pos (12U)
7976 #define GPIO_BSRR_BS12_Msk (0x1U << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */
7977 #define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk
7978 #define GPIO_BSRR_BS13_Pos (13U)
7979 #define GPIO_BSRR_BS13_Msk (0x1U << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */
7980 #define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk
7981 #define GPIO_BSRR_BS14_Pos (14U)
7982 #define GPIO_BSRR_BS14_Msk (0x1U << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */
7983 #define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk
7984 #define GPIO_BSRR_BS15_Pos (15U)
7985 #define GPIO_BSRR_BS15_Msk (0x1U << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */
7986 #define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk
7987 #define GPIO_BSRR_BR0_Pos (16U)
7988 #define GPIO_BSRR_BR0_Msk (0x1U << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */
7989 #define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk
7990 #define GPIO_BSRR_BR1_Pos (17U)
7991 #define GPIO_BSRR_BR1_Msk (0x1U << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */
7992 #define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk
7993 #define GPIO_BSRR_BR2_Pos (18U)
7994 #define GPIO_BSRR_BR2_Msk (0x1U << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */
7995 #define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk
7996 #define GPIO_BSRR_BR3_Pos (19U)
7997 #define GPIO_BSRR_BR3_Msk (0x1U << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */
7998 #define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk
7999 #define GPIO_BSRR_BR4_Pos (20U)
8000 #define GPIO_BSRR_BR4_Msk (0x1U << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */
8001 #define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk
8002 #define GPIO_BSRR_BR5_Pos (21U)
8003 #define GPIO_BSRR_BR5_Msk (0x1U << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */
8004 #define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk
8005 #define GPIO_BSRR_BR6_Pos (22U)
8006 #define GPIO_BSRR_BR6_Msk (0x1U << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */
8007 #define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk
8008 #define GPIO_BSRR_BR7_Pos (23U)
8009 #define GPIO_BSRR_BR7_Msk (0x1U << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */
8010 #define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk
8011 #define GPIO_BSRR_BR8_Pos (24U)
8012 #define GPIO_BSRR_BR8_Msk (0x1U << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */
8013 #define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk
8014 #define GPIO_BSRR_BR9_Pos (25U)
8015 #define GPIO_BSRR_BR9_Msk (0x1U << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */
8016 #define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk
8017 #define GPIO_BSRR_BR10_Pos (26U)
8018 #define GPIO_BSRR_BR10_Msk (0x1U << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */
8019 #define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk
8020 #define GPIO_BSRR_BR11_Pos (27U)
8021 #define GPIO_BSRR_BR11_Msk (0x1U << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */
8022 #define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk
8023 #define GPIO_BSRR_BR12_Pos (28U)
8024 #define GPIO_BSRR_BR12_Msk (0x1U << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */
8025 #define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk
8026 #define GPIO_BSRR_BR13_Pos (29U)
8027 #define GPIO_BSRR_BR13_Msk (0x1U << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */
8028 #define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk
8029 #define GPIO_BSRR_BR14_Pos (30U)
8030 #define GPIO_BSRR_BR14_Msk (0x1U << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */
8031 #define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk
8032 #define GPIO_BSRR_BR15_Pos (31U)
8033 #define GPIO_BSRR_BR15_Msk (0x1U << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */
8034 #define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk
8035
8036 /* Legacy defines */
8037 #define GPIO_BSRR_BS_0 GPIO_BSRR_BS0
8038 #define GPIO_BSRR_BS_1 GPIO_BSRR_BS1
8039 #define GPIO_BSRR_BS_2 GPIO_BSRR_BS2
8040 #define GPIO_BSRR_BS_3 GPIO_BSRR_BS3
8041 #define GPIO_BSRR_BS_4 GPIO_BSRR_BS4
8042 #define GPIO_BSRR_BS_5 GPIO_BSRR_BS5
8043 #define GPIO_BSRR_BS_6 GPIO_BSRR_BS6
8044 #define GPIO_BSRR_BS_7 GPIO_BSRR_BS7
8045 #define GPIO_BSRR_BS_8 GPIO_BSRR_BS8
8046 #define GPIO_BSRR_BS_9 GPIO_BSRR_BS9
8047 #define GPIO_BSRR_BS_10 GPIO_BSRR_BS10
8048 #define GPIO_BSRR_BS_11 GPIO_BSRR_BS11
8049 #define GPIO_BSRR_BS_12 GPIO_BSRR_BS12
8050 #define GPIO_BSRR_BS_13 GPIO_BSRR_BS13
8051 #define GPIO_BSRR_BS_14 GPIO_BSRR_BS14
8052 #define GPIO_BSRR_BS_15 GPIO_BSRR_BS15
8053 #define GPIO_BSRR_BR_0 GPIO_BSRR_BR0
8054 #define GPIO_BSRR_BR_1 GPIO_BSRR_BR1
8055 #define GPIO_BSRR_BR_2 GPIO_BSRR_BR2
8056 #define GPIO_BSRR_BR_3 GPIO_BSRR_BR3
8057 #define GPIO_BSRR_BR_4 GPIO_BSRR_BR4
8058 #define GPIO_BSRR_BR_5 GPIO_BSRR_BR5
8059 #define GPIO_BSRR_BR_6 GPIO_BSRR_BR6
8060 #define GPIO_BSRR_BR_7 GPIO_BSRR_BR7
8061 #define GPIO_BSRR_BR_8 GPIO_BSRR_BR8
8062 #define GPIO_BSRR_BR_9 GPIO_BSRR_BR9
8063 #define GPIO_BSRR_BR_10 GPIO_BSRR_BR10
8064 #define GPIO_BSRR_BR_11 GPIO_BSRR_BR11
8065 #define GPIO_BSRR_BR_12 GPIO_BSRR_BR12
8066 #define GPIO_BSRR_BR_13 GPIO_BSRR_BR13
8067 #define GPIO_BSRR_BR_14 GPIO_BSRR_BR14
8068 #define GPIO_BSRR_BR_15 GPIO_BSRR_BR15
8069 /****************** Bit definition for GPIO_LCKR register *********************/
8070 #define GPIO_LCKR_LCK0_Pos (0U)
8071 #define GPIO_LCKR_LCK0_Msk (0x1U << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */
8072 #define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
8073 #define GPIO_LCKR_LCK1_Pos (1U)
8074 #define GPIO_LCKR_LCK1_Msk (0x1U << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */
8075 #define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
8076 #define GPIO_LCKR_LCK2_Pos (2U)
8077 #define GPIO_LCKR_LCK2_Msk (0x1U << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */
8078 #define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
8079 #define GPIO_LCKR_LCK3_Pos (3U)
8080 #define GPIO_LCKR_LCK3_Msk (0x1U << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */
8081 #define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
8082 #define GPIO_LCKR_LCK4_Pos (4U)
8083 #define GPIO_LCKR_LCK4_Msk (0x1U << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */
8084 #define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
8085 #define GPIO_LCKR_LCK5_Pos (5U)
8086 #define GPIO_LCKR_LCK5_Msk (0x1U << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */
8087 #define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
8088 #define GPIO_LCKR_LCK6_Pos (6U)
8089 #define GPIO_LCKR_LCK6_Msk (0x1U << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */
8090 #define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
8091 #define GPIO_LCKR_LCK7_Pos (7U)
8092 #define GPIO_LCKR_LCK7_Msk (0x1U << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */
8093 #define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
8094 #define GPIO_LCKR_LCK8_Pos (8U)
8095 #define GPIO_LCKR_LCK8_Msk (0x1U << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */
8096 #define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
8097 #define GPIO_LCKR_LCK9_Pos (9U)
8098 #define GPIO_LCKR_LCK9_Msk (0x1U << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */
8099 #define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
8100 #define GPIO_LCKR_LCK10_Pos (10U)
8101 #define GPIO_LCKR_LCK10_Msk (0x1U << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */
8102 #define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
8103 #define GPIO_LCKR_LCK11_Pos (11U)
8104 #define GPIO_LCKR_LCK11_Msk (0x1U << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */
8105 #define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
8106 #define GPIO_LCKR_LCK12_Pos (12U)
8107 #define GPIO_LCKR_LCK12_Msk (0x1U << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */
8108 #define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
8109 #define GPIO_LCKR_LCK13_Pos (13U)
8110 #define GPIO_LCKR_LCK13_Msk (0x1U << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */
8111 #define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
8112 #define GPIO_LCKR_LCK14_Pos (14U)
8113 #define GPIO_LCKR_LCK14_Msk (0x1U << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */
8114 #define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
8115 #define GPIO_LCKR_LCK15_Pos (15U)
8116 #define GPIO_LCKR_LCK15_Msk (0x1U << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */
8117 #define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
8118 #define GPIO_LCKR_LCKK_Pos (16U)
8119 #define GPIO_LCKR_LCKK_Msk (0x1U << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */
8120 #define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
8121 /****************** Bit definition for GPIO_AFRL register *********************/
8122 #define GPIO_AFRL_AFSEL0_Pos (0U)
8123 #define GPIO_AFRL_AFSEL0_Msk (0xFU << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */
8124 #define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk
8125 #define GPIO_AFRL_AFSEL0_0 (0x1U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */
8126 #define GPIO_AFRL_AFSEL0_1 (0x2U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */
8127 #define GPIO_AFRL_AFSEL0_2 (0x4U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */
8128 #define GPIO_AFRL_AFSEL0_3 (0x8U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */
8129 #define GPIO_AFRL_AFSEL1_Pos (4U)
8130 #define GPIO_AFRL_AFSEL1_Msk (0xFU << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */
8131 #define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk
8132 #define GPIO_AFRL_AFSEL1_0 (0x1U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */
8133 #define GPIO_AFRL_AFSEL1_1 (0x2U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */
8134 #define GPIO_AFRL_AFSEL1_2 (0x4U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */
8135 #define GPIO_AFRL_AFSEL1_3 (0x8U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */
8136 #define GPIO_AFRL_AFSEL2_Pos (8U)
8137 #define GPIO_AFRL_AFSEL2_Msk (0xFU << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */
8138 #define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk
8139 #define GPIO_AFRL_AFSEL2_0 (0x1U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */
8140 #define GPIO_AFRL_AFSEL2_1 (0x2U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */
8141 #define GPIO_AFRL_AFSEL2_2 (0x4U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */
8142 #define GPIO_AFRL_AFSEL2_3 (0x8U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */
8143 #define GPIO_AFRL_AFSEL3_Pos (12U)
8144 #define GPIO_AFRL_AFSEL3_Msk (0xFU << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */
8145 #define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk
8146 #define GPIO_AFRL_AFSEL3_0 (0x1U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */
8147 #define GPIO_AFRL_AFSEL3_1 (0x2U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */
8148 #define GPIO_AFRL_AFSEL3_2 (0x4U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */
8149 #define GPIO_AFRL_AFSEL3_3 (0x8U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */
8150 #define GPIO_AFRL_AFSEL4_Pos (16U)
8151 #define GPIO_AFRL_AFSEL4_Msk (0xFU << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */
8152 #define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk
8153 #define GPIO_AFRL_AFSEL4_0 (0x1U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */
8154 #define GPIO_AFRL_AFSEL4_1 (0x2U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */
8155 #define GPIO_AFRL_AFSEL4_2 (0x4U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */
8156 #define GPIO_AFRL_AFSEL4_3 (0x8U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */
8157 #define GPIO_AFRL_AFSEL5_Pos (20U)
8158 #define GPIO_AFRL_AFSEL5_Msk (0xFU << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */
8159 #define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk
8160 #define GPIO_AFRL_AFSEL5_0 (0x1U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */
8161 #define GPIO_AFRL_AFSEL5_1 (0x2U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */
8162 #define GPIO_AFRL_AFSEL5_2 (0x4U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */
8163 #define GPIO_AFRL_AFSEL5_3 (0x8U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */
8164 #define GPIO_AFRL_AFSEL6_Pos (24U)
8165 #define GPIO_AFRL_AFSEL6_Msk (0xFU << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */
8166 #define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk
8167 #define GPIO_AFRL_AFSEL6_0 (0x1U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */
8168 #define GPIO_AFRL_AFSEL6_1 (0x2U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */
8169 #define GPIO_AFRL_AFSEL6_2 (0x4U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */
8170 #define GPIO_AFRL_AFSEL6_3 (0x8U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */
8171 #define GPIO_AFRL_AFSEL7_Pos (28U)
8172 #define GPIO_AFRL_AFSEL7_Msk (0xFU << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */
8173 #define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk
8174 #define GPIO_AFRL_AFSEL7_0 (0x1U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */
8175 #define GPIO_AFRL_AFSEL7_1 (0x2U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */
8176 #define GPIO_AFRL_AFSEL7_2 (0x4U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */
8177 #define GPIO_AFRL_AFSEL7_3 (0x8U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */
8178
8179 /* Legacy defines */
8180 #define GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0
8181 #define GPIO_AFRL_AFRL0_0 GPIO_AFRL_AFSEL0_0
8182 #define GPIO_AFRL_AFRL0_1 GPIO_AFRL_AFSEL0_1
8183 #define GPIO_AFRL_AFRL0_2 GPIO_AFRL_AFSEL0_2
8184 #define GPIO_AFRL_AFRL0_3 GPIO_AFRL_AFSEL0_3
8185 #define GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1
8186 #define GPIO_AFRL_AFRL1_0 GPIO_AFRL_AFSEL1_0
8187 #define GPIO_AFRL_AFRL1_1 GPIO_AFRL_AFSEL1_1
8188 #define GPIO_AFRL_AFRL1_2 GPIO_AFRL_AFSEL1_2
8189 #define GPIO_AFRL_AFRL1_3 GPIO_AFRL_AFSEL1_3
8190 #define GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2
8191 #define GPIO_AFRL_AFRL2_0 GPIO_AFRL_AFSEL2_0
8192 #define GPIO_AFRL_AFRL2_1 GPIO_AFRL_AFSEL2_1
8193 #define GPIO_AFRL_AFRL2_2 GPIO_AFRL_AFSEL2_2
8194 #define GPIO_AFRL_AFRL2_3 GPIO_AFRL_AFSEL2_3
8195 #define GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3
8196 #define GPIO_AFRL_AFRL3_0 GPIO_AFRL_AFSEL3_0
8197 #define GPIO_AFRL_AFRL3_1 GPIO_AFRL_AFSEL3_1
8198 #define GPIO_AFRL_AFRL3_2 GPIO_AFRL_AFSEL3_2
8199 #define GPIO_AFRL_AFRL3_3 GPIO_AFRL_AFSEL3_3
8200 #define GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4
8201 #define GPIO_AFRL_AFRL4_0 GPIO_AFRL_AFSEL4_0
8202 #define GPIO_AFRL_AFRL4_1 GPIO_AFRL_AFSEL4_1
8203 #define GPIO_AFRL_AFRL4_2 GPIO_AFRL_AFSEL4_2
8204 #define GPIO_AFRL_AFRL4_3 GPIO_AFRL_AFSEL4_3
8205 #define GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5
8206 #define GPIO_AFRL_AFRL5_0 GPIO_AFRL_AFSEL5_0
8207 #define GPIO_AFRL_AFRL5_1 GPIO_AFRL_AFSEL5_1
8208 #define GPIO_AFRL_AFRL5_2 GPIO_AFRL_AFSEL5_2
8209 #define GPIO_AFRL_AFRL5_3 GPIO_AFRL_AFSEL5_3
8210 #define GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6
8211 #define GPIO_AFRL_AFRL6_0 GPIO_AFRL_AFSEL6_0
8212 #define GPIO_AFRL_AFRL6_1 GPIO_AFRL_AFSEL6_1
8213 #define GPIO_AFRL_AFRL6_2 GPIO_AFRL_AFSEL6_2
8214 #define GPIO_AFRL_AFRL6_3 GPIO_AFRL_AFSEL6_3
8215 #define GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7
8216 #define GPIO_AFRL_AFRL7_0 GPIO_AFRL_AFSEL7_0
8217 #define GPIO_AFRL_AFRL7_1 GPIO_AFRL_AFSEL7_1
8218 #define GPIO_AFRL_AFRL7_2 GPIO_AFRL_AFSEL7_2
8219 #define GPIO_AFRL_AFRL7_3 GPIO_AFRL_AFSEL7_3
8220
8221 /****************** Bit definition for GPIO_AFRH register *********************/
8222 #define GPIO_AFRH_AFSEL8_Pos (0U)
8223 #define GPIO_AFRH_AFSEL8_Msk (0xFU << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */
8224 #define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk
8225 #define GPIO_AFRH_AFSEL8_0 (0x1U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */
8226 #define GPIO_AFRH_AFSEL8_1 (0x2U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */
8227 #define GPIO_AFRH_AFSEL8_2 (0x4U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */
8228 #define GPIO_AFRH_AFSEL8_3 (0x8U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */
8229 #define GPIO_AFRH_AFSEL9_Pos (4U)
8230 #define GPIO_AFRH_AFSEL9_Msk (0xFU << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */
8231 #define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk
8232 #define GPIO_AFRH_AFSEL9_0 (0x1U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */
8233 #define GPIO_AFRH_AFSEL9_1 (0x2U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */
8234 #define GPIO_AFRH_AFSEL9_2 (0x4U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */
8235 #define GPIO_AFRH_AFSEL9_3 (0x8U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */
8236 #define GPIO_AFRH_AFSEL10_Pos (8U)
8237 #define GPIO_AFRH_AFSEL10_Msk (0xFU << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */
8238 #define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk
8239 #define GPIO_AFRH_AFSEL10_0 (0x1U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */
8240 #define GPIO_AFRH_AFSEL10_1 (0x2U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */
8241 #define GPIO_AFRH_AFSEL10_2 (0x4U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */
8242 #define GPIO_AFRH_AFSEL10_3 (0x8U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */
8243 #define GPIO_AFRH_AFSEL11_Pos (12U)
8244 #define GPIO_AFRH_AFSEL11_Msk (0xFU << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */
8245 #define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk
8246 #define GPIO_AFRH_AFSEL11_0 (0x1U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */
8247 #define GPIO_AFRH_AFSEL11_1 (0x2U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */
8248 #define GPIO_AFRH_AFSEL11_2 (0x4U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */
8249 #define GPIO_AFRH_AFSEL11_3 (0x8U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */
8250 #define GPIO_AFRH_AFSEL12_Pos (16U)
8251 #define GPIO_AFRH_AFSEL12_Msk (0xFU << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */
8252 #define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk
8253 #define GPIO_AFRH_AFSEL12_0 (0x1U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */
8254 #define GPIO_AFRH_AFSEL12_1 (0x2U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */
8255 #define GPIO_AFRH_AFSEL12_2 (0x4U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */
8256 #define GPIO_AFRH_AFSEL12_3 (0x8U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */
8257 #define GPIO_AFRH_AFSEL13_Pos (20U)
8258 #define GPIO_AFRH_AFSEL13_Msk (0xFU << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */
8259 #define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk
8260 #define GPIO_AFRH_AFSEL13_0 (0x1U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */
8261 #define GPIO_AFRH_AFSEL13_1 (0x2U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */
8262 #define GPIO_AFRH_AFSEL13_2 (0x4U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */
8263 #define GPIO_AFRH_AFSEL13_3 (0x8U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */
8264 #define GPIO_AFRH_AFSEL14_Pos (24U)
8265 #define GPIO_AFRH_AFSEL14_Msk (0xFU << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */
8266 #define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk
8267 #define GPIO_AFRH_AFSEL14_0 (0x1U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */
8268 #define GPIO_AFRH_AFSEL14_1 (0x2U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */
8269 #define GPIO_AFRH_AFSEL14_2 (0x4U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */
8270 #define GPIO_AFRH_AFSEL14_3 (0x8U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */
8271 #define GPIO_AFRH_AFSEL15_Pos (28U)
8272 #define GPIO_AFRH_AFSEL15_Msk (0xFU << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */
8273 #define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk
8274 #define GPIO_AFRH_AFSEL15_0 (0x1U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */
8275 #define GPIO_AFRH_AFSEL15_1 (0x2U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */
8276 #define GPIO_AFRH_AFSEL15_2 (0x4U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */
8277 #define GPIO_AFRH_AFSEL15_3 (0x8U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */
8278
8279 /* Legacy defines */
8280 #define GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8
8281 #define GPIO_AFRH_AFRH0_0 GPIO_AFRH_AFSEL8_0
8282 #define GPIO_AFRH_AFRH0_1 GPIO_AFRH_AFSEL8_1
8283 #define GPIO_AFRH_AFRH0_2 GPIO_AFRH_AFSEL8_2
8284 #define GPIO_AFRH_AFRH0_3 GPIO_AFRH_AFSEL8_3
8285 #define GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9
8286 #define GPIO_AFRH_AFRH1_0 GPIO_AFRH_AFSEL9_0
8287 #define GPIO_AFRH_AFRH1_1 GPIO_AFRH_AFSEL9_1
8288 #define GPIO_AFRH_AFRH1_2 GPIO_AFRH_AFSEL9_2
8289 #define GPIO_AFRH_AFRH1_3 GPIO_AFRH_AFSEL9_3
8290 #define GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10
8291 #define GPIO_AFRH_AFRH2_0 GPIO_AFRH_AFSEL10_0
8292 #define GPIO_AFRH_AFRH2_1 GPIO_AFRH_AFSEL10_1
8293 #define GPIO_AFRH_AFRH2_2 GPIO_AFRH_AFSEL10_2
8294 #define GPIO_AFRH_AFRH2_3 GPIO_AFRH_AFSEL10_3
8295 #define GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11
8296 #define GPIO_AFRH_AFRH3_0 GPIO_AFRH_AFSEL11_0
8297 #define GPIO_AFRH_AFRH3_1 GPIO_AFRH_AFSEL11_1
8298 #define GPIO_AFRH_AFRH3_2 GPIO_AFRH_AFSEL11_2
8299 #define GPIO_AFRH_AFRH3_3 GPIO_AFRH_AFSEL11_3
8300 #define GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12
8301 #define GPIO_AFRH_AFRH4_0 GPIO_AFRH_AFSEL12_0
8302 #define GPIO_AFRH_AFRH4_1 GPIO_AFRH_AFSEL12_1
8303 #define GPIO_AFRH_AFRH4_2 GPIO_AFRH_AFSEL12_2
8304 #define GPIO_AFRH_AFRH4_3 GPIO_AFRH_AFSEL12_3
8305 #define GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13
8306 #define GPIO_AFRH_AFRH5_0 GPIO_AFRH_AFSEL13_0
8307 #define GPIO_AFRH_AFRH5_1 GPIO_AFRH_AFSEL13_1
8308 #define GPIO_AFRH_AFRH5_2 GPIO_AFRH_AFSEL13_2
8309 #define GPIO_AFRH_AFRH5_3 GPIO_AFRH_AFSEL13_3
8310 #define GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14
8311 #define GPIO_AFRH_AFRH6_0 GPIO_AFRH_AFSEL14_0
8312 #define GPIO_AFRH_AFRH6_1 GPIO_AFRH_AFSEL14_1
8313 #define GPIO_AFRH_AFRH6_2 GPIO_AFRH_AFSEL14_2
8314 #define GPIO_AFRH_AFRH6_3 GPIO_AFRH_AFSEL14_3
8315 #define GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15
8316 #define GPIO_AFRH_AFRH7_0 GPIO_AFRH_AFSEL15_0
8317 #define GPIO_AFRH_AFRH7_1 GPIO_AFRH_AFSEL15_1
8318 #define GPIO_AFRH_AFRH7_2 GPIO_AFRH_AFSEL15_2
8319 #define GPIO_AFRH_AFRH7_3 GPIO_AFRH_AFSEL15_3
8320
8321 /****************** Bits definition for GPIO_BRR register ******************/
8322 #define GPIO_BRR_BR0_Pos (0U)
8323 #define GPIO_BRR_BR0_Msk (0x1U << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */
8324 #define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk
8325 #define GPIO_BRR_BR1_Pos (1U)
8326 #define GPIO_BRR_BR1_Msk (0x1U << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */
8327 #define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk
8328 #define GPIO_BRR_BR2_Pos (2U)
8329 #define GPIO_BRR_BR2_Msk (0x1U << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */
8330 #define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk
8331 #define GPIO_BRR_BR3_Pos (3U)
8332 #define GPIO_BRR_BR3_Msk (0x1U << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */
8333 #define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk
8334 #define GPIO_BRR_BR4_Pos (4U)
8335 #define GPIO_BRR_BR4_Msk (0x1U << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */
8336 #define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk
8337 #define GPIO_BRR_BR5_Pos (5U)
8338 #define GPIO_BRR_BR5_Msk (0x1U << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */
8339 #define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk
8340 #define GPIO_BRR_BR6_Pos (6U)
8341 #define GPIO_BRR_BR6_Msk (0x1U << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */
8342 #define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk
8343 #define GPIO_BRR_BR7_Pos (7U)
8344 #define GPIO_BRR_BR7_Msk (0x1U << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */
8345 #define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk
8346 #define GPIO_BRR_BR8_Pos (8U)
8347 #define GPIO_BRR_BR8_Msk (0x1U << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */
8348 #define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk
8349 #define GPIO_BRR_BR9_Pos (9U)
8350 #define GPIO_BRR_BR9_Msk (0x1U << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */
8351 #define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk
8352 #define GPIO_BRR_BR10_Pos (10U)
8353 #define GPIO_BRR_BR10_Msk (0x1U << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */
8354 #define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk
8355 #define GPIO_BRR_BR11_Pos (11U)
8356 #define GPIO_BRR_BR11_Msk (0x1U << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */
8357 #define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk
8358 #define GPIO_BRR_BR12_Pos (12U)
8359 #define GPIO_BRR_BR12_Msk (0x1U << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */
8360 #define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk
8361 #define GPIO_BRR_BR13_Pos (13U)
8362 #define GPIO_BRR_BR13_Msk (0x1U << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */
8363 #define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk
8364 #define GPIO_BRR_BR14_Pos (14U)
8365 #define GPIO_BRR_BR14_Msk (0x1U << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */
8366 #define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk
8367 #define GPIO_BRR_BR15_Pos (15U)
8368 #define GPIO_BRR_BR15_Msk (0x1U << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */
8369 #define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk
8370
8371
8372 /******************************************************************************/
8373 /* */
8374 /* Inter-integrated Circuit Interface */
8375 /* */
8376 /******************************************************************************/
8377 /******************* Bit definition for I2C_CR1 register ********************/
8378 #define I2C_CR1_PE_Pos (0U)
8379 #define I2C_CR1_PE_Msk (0x1U << I2C_CR1_PE_Pos) /*!< 0x00000001 */
8380 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!<Peripheral Enable */
8381 #define I2C_CR1_SMBUS_Pos (1U)
8382 #define I2C_CR1_SMBUS_Msk (0x1U << I2C_CR1_SMBUS_Pos) /*!< 0x00000002 */
8383 #define I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk /*!<SMBus Mode */
8384 #define I2C_CR1_SMBTYPE_Pos (3U)
8385 #define I2C_CR1_SMBTYPE_Msk (0x1U << I2C_CR1_SMBTYPE_Pos) /*!< 0x00000008 */
8386 #define I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk /*!<SMBus Type */
8387 #define I2C_CR1_ENARP_Pos (4U)
8388 #define I2C_CR1_ENARP_Msk (0x1U << I2C_CR1_ENARP_Pos) /*!< 0x00000010 */
8389 #define I2C_CR1_ENARP I2C_CR1_ENARP_Msk /*!<ARP Enable */
8390 #define I2C_CR1_ENPEC_Pos (5U)
8391 #define I2C_CR1_ENPEC_Msk (0x1U << I2C_CR1_ENPEC_Pos) /*!< 0x00000020 */
8392 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!<PEC Enable */
8393 #define I2C_CR1_ENGC_Pos (6U)
8394 #define I2C_CR1_ENGC_Msk (0x1U << I2C_CR1_ENGC_Pos) /*!< 0x00000040 */
8395 #define I2C_CR1_ENGC I2C_CR1_ENGC_Msk /*!<General Call Enable */
8396 #define I2C_CR1_NOSTRETCH_Pos (7U)
8397 #define I2C_CR1_NOSTRETCH_Msk (0x1U << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00000080 */
8398 #define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!<Clock Stretching Disable (Slave mode) */
8399 #define I2C_CR1_START_Pos (8U)
8400 #define I2C_CR1_START_Msk (0x1U << I2C_CR1_START_Pos) /*!< 0x00000100 */
8401 #define I2C_CR1_START I2C_CR1_START_Msk /*!<Start Generation */
8402 #define I2C_CR1_STOP_Pos (9U)
8403 #define I2C_CR1_STOP_Msk (0x1U << I2C_CR1_STOP_Pos) /*!< 0x00000200 */
8404 #define I2C_CR1_STOP I2C_CR1_STOP_Msk /*!<Stop Generation */
8405 #define I2C_CR1_ACK_Pos (10U)
8406 #define I2C_CR1_ACK_Msk (0x1U << I2C_CR1_ACK_Pos) /*!< 0x00000400 */
8407 #define I2C_CR1_ACK I2C_CR1_ACK_Msk /*!<Acknowledge Enable */
8408 #define I2C_CR1_POS_Pos (11U)
8409 #define I2C_CR1_POS_Msk (0x1U << I2C_CR1_POS_Pos) /*!< 0x00000800 */
8410 #define I2C_CR1_POS I2C_CR1_POS_Msk /*!<Acknowledge/PEC Position (for data reception) */
8411 #define I2C_CR1_PEC_Pos (12U)
8412 #define I2C_CR1_PEC_Msk (0x1U << I2C_CR1_PEC_Pos) /*!< 0x00001000 */
8413 #define I2C_CR1_PEC I2C_CR1_PEC_Msk /*!<Packet Error Checking */
8414 #define I2C_CR1_ALERT_Pos (13U)
8415 #define I2C_CR1_ALERT_Msk (0x1U << I2C_CR1_ALERT_Pos) /*!< 0x00002000 */
8416 #define I2C_CR1_ALERT I2C_CR1_ALERT_Msk /*!<SMBus Alert */
8417 #define I2C_CR1_SWRST_Pos (15U)
8418 #define I2C_CR1_SWRST_Msk (0x1U << I2C_CR1_SWRST_Pos) /*!< 0x00008000 */
8419 #define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!<Software Reset */
8420
8421 /******************* Bit definition for I2C_CR2 register ********************/
8422 #define I2C_CR2_FREQ_Pos (0U)
8423 #define I2C_CR2_FREQ_Msk (0x3FU << I2C_CR2_FREQ_Pos) /*!< 0x0000003F */
8424 #define I2C_CR2_FREQ I2C_CR2_FREQ_Msk /*!<FREQ[5:0] bits (Peripheral Clock Frequency) */
8425 #define I2C_CR2_FREQ_0 (0x01U << I2C_CR2_FREQ_Pos) /*!< 0x00000001 */
8426 #define I2C_CR2_FREQ_1 (0x02U << I2C_CR2_FREQ_Pos) /*!< 0x00000002 */
8427 #define I2C_CR2_FREQ_2 (0x04U << I2C_CR2_FREQ_Pos) /*!< 0x00000004 */
8428 #define I2C_CR2_FREQ_3 (0x08U << I2C_CR2_FREQ_Pos) /*!< 0x00000008 */
8429 #define I2C_CR2_FREQ_4 (0x10U << I2C_CR2_FREQ_Pos) /*!< 0x00000010 */
8430 #define I2C_CR2_FREQ_5 (0x20U << I2C_CR2_FREQ_Pos) /*!< 0x00000020 */
8431
8432 #define I2C_CR2_ITERREN_Pos (8U)
8433 #define I2C_CR2_ITERREN_Msk (0x1U << I2C_CR2_ITERREN_Pos) /*!< 0x00000100 */
8434 #define I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk /*!<Error Interrupt Enable */
8435 #define I2C_CR2_ITEVTEN_Pos (9U)
8436 #define I2C_CR2_ITEVTEN_Msk (0x1U << I2C_CR2_ITEVTEN_Pos) /*!< 0x00000200 */
8437 #define I2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk /*!<Event Interrupt Enable */
8438 #define I2C_CR2_ITBUFEN_Pos (10U)
8439 #define I2C_CR2_ITBUFEN_Msk (0x1U << I2C_CR2_ITBUFEN_Pos) /*!< 0x00000400 */
8440 #define I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk /*!<Buffer Interrupt Enable */
8441 #define I2C_CR2_DMAEN_Pos (11U)
8442 #define I2C_CR2_DMAEN_Msk (0x1U << I2C_CR2_DMAEN_Pos) /*!< 0x00000800 */
8443 #define I2C_CR2_DMAEN I2C_CR2_DMAEN_Msk /*!<DMA Requests Enable */
8444 #define I2C_CR2_LAST_Pos (12U)
8445 #define I2C_CR2_LAST_Msk (0x1U << I2C_CR2_LAST_Pos) /*!< 0x00001000 */
8446 #define I2C_CR2_LAST I2C_CR2_LAST_Msk /*!<DMA Last Transfer */
8447
8448 /******************* Bit definition for I2C_OAR1 register *******************/
8449 #define I2C_OAR1_ADD1_7 0x000000FEU /*!<Interface Address */
8450 #define I2C_OAR1_ADD8_9 0x00000300U /*!<Interface Address */
8451
8452 #define I2C_OAR1_ADD0_Pos (0U)
8453 #define I2C_OAR1_ADD0_Msk (0x1U << I2C_OAR1_ADD0_Pos) /*!< 0x00000001 */
8454 #define I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk /*!<Bit 0 */
8455 #define I2C_OAR1_ADD1_Pos (1U)
8456 #define I2C_OAR1_ADD1_Msk (0x1U << I2C_OAR1_ADD1_Pos) /*!< 0x00000002 */
8457 #define I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk /*!<Bit 1 */
8458 #define I2C_OAR1_ADD2_Pos (2U)
8459 #define I2C_OAR1_ADD2_Msk (0x1U << I2C_OAR1_ADD2_Pos) /*!< 0x00000004 */
8460 #define I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk /*!<Bit 2 */
8461 #define I2C_OAR1_ADD3_Pos (3U)
8462 #define I2C_OAR1_ADD3_Msk (0x1U << I2C_OAR1_ADD3_Pos) /*!< 0x00000008 */
8463 #define I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk /*!<Bit 3 */
8464 #define I2C_OAR1_ADD4_Pos (4U)
8465 #define I2C_OAR1_ADD4_Msk (0x1U << I2C_OAR1_ADD4_Pos) /*!< 0x00000010 */
8466 #define I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk /*!<Bit 4 */
8467 #define I2C_OAR1_ADD5_Pos (5U)
8468 #define I2C_OAR1_ADD5_Msk (0x1U << I2C_OAR1_ADD5_Pos) /*!< 0x00000020 */
8469 #define I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk /*!<Bit 5 */
8470 #define I2C_OAR1_ADD6_Pos (6U)
8471 #define I2C_OAR1_ADD6_Msk (0x1U << I2C_OAR1_ADD6_Pos) /*!< 0x00000040 */
8472 #define I2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk /*!<Bit 6 */
8473 #define I2C_OAR1_ADD7_Pos (7U)
8474 #define I2C_OAR1_ADD7_Msk (0x1U << I2C_OAR1_ADD7_Pos) /*!< 0x00000080 */
8475 #define I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk /*!<Bit 7 */
8476 #define I2C_OAR1_ADD8_Pos (8U)
8477 #define I2C_OAR1_ADD8_Msk (0x1U << I2C_OAR1_ADD8_Pos) /*!< 0x00000100 */
8478 #define I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk /*!<Bit 8 */
8479 #define I2C_OAR1_ADD9_Pos (9U)
8480 #define I2C_OAR1_ADD9_Msk (0x1U << I2C_OAR1_ADD9_Pos) /*!< 0x00000200 */
8481 #define I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk /*!<Bit 9 */
8482
8483 #define I2C_OAR1_ADDMODE_Pos (15U)
8484 #define I2C_OAR1_ADDMODE_Msk (0x1U << I2C_OAR1_ADDMODE_Pos) /*!< 0x00008000 */
8485 #define I2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk /*!<Addressing Mode (Slave mode) */
8486
8487 /******************* Bit definition for I2C_OAR2 register *******************/
8488 #define I2C_OAR2_ENDUAL_Pos (0U)
8489 #define I2C_OAR2_ENDUAL_Msk (0x1U << I2C_OAR2_ENDUAL_Pos) /*!< 0x00000001 */
8490 #define I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk /*!<Dual addressing mode enable */
8491 #define I2C_OAR2_ADD2_Pos (1U)
8492 #define I2C_OAR2_ADD2_Msk (0x7FU << I2C_OAR2_ADD2_Pos) /*!< 0x000000FE */
8493 #define I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk /*!<Interface address */
8494
8495 /******************** Bit definition for I2C_DR register ********************/
8496 #define I2C_DR_DR_Pos (0U)
8497 #define I2C_DR_DR_Msk (0xFFU << I2C_DR_DR_Pos) /*!< 0x000000FF */
8498 #define I2C_DR_DR I2C_DR_DR_Msk /*!<8-bit Data Register */
8499
8500 /******************* Bit definition for I2C_SR1 register ********************/
8501 #define I2C_SR1_SB_Pos (0U)
8502 #define I2C_SR1_SB_Msk (0x1U << I2C_SR1_SB_Pos) /*!< 0x00000001 */
8503 #define I2C_SR1_SB I2C_SR1_SB_Msk /*!<Start Bit (Master mode) */
8504 #define I2C_SR1_ADDR_Pos (1U)
8505 #define I2C_SR1_ADDR_Msk (0x1U << I2C_SR1_ADDR_Pos) /*!< 0x00000002 */
8506 #define I2C_SR1_ADDR I2C_SR1_ADDR_Msk /*!<Address sent (master mode)/matched (slave mode) */
8507 #define I2C_SR1_BTF_Pos (2U)
8508 #define I2C_SR1_BTF_Msk (0x1U << I2C_SR1_BTF_Pos) /*!< 0x00000004 */
8509 #define I2C_SR1_BTF I2C_SR1_BTF_Msk /*!<Byte Transfer Finished */
8510 #define I2C_SR1_ADD10_Pos (3U)
8511 #define I2C_SR1_ADD10_Msk (0x1U << I2C_SR1_ADD10_Pos) /*!< 0x00000008 */
8512 #define I2C_SR1_ADD10 I2C_SR1_ADD10_Msk /*!<10-bit header sent (Master mode) */
8513 #define I2C_SR1_STOPF_Pos (4U)
8514 #define I2C_SR1_STOPF_Msk (0x1U << I2C_SR1_STOPF_Pos) /*!< 0x00000010 */
8515 #define I2C_SR1_STOPF I2C_SR1_STOPF_Msk /*!<Stop detection (Slave mode) */
8516 #define I2C_SR1_RXNE_Pos (6U)
8517 #define I2C_SR1_RXNE_Msk (0x1U << I2C_SR1_RXNE_Pos) /*!< 0x00000040 */
8518 #define I2C_SR1_RXNE I2C_SR1_RXNE_Msk /*!<Data Register not Empty (receivers) */
8519 #define I2C_SR1_TXE_Pos (7U)
8520 #define I2C_SR1_TXE_Msk (0x1U << I2C_SR1_TXE_Pos) /*!< 0x00000080 */
8521 #define I2C_SR1_TXE I2C_SR1_TXE_Msk /*!<Data Register Empty (transmitters) */
8522 #define I2C_SR1_BERR_Pos (8U)
8523 #define I2C_SR1_BERR_Msk (0x1U << I2C_SR1_BERR_Pos) /*!< 0x00000100 */
8524 #define I2C_SR1_BERR I2C_SR1_BERR_Msk /*!<Bus Error */
8525 #define I2C_SR1_ARLO_Pos (9U)
8526 #define I2C_SR1_ARLO_Msk (0x1U << I2C_SR1_ARLO_Pos) /*!< 0x00000200 */
8527 #define I2C_SR1_ARLO I2C_SR1_ARLO_Msk /*!<Arbitration Lost (master mode) */
8528 #define I2C_SR1_AF_Pos (10U)
8529 #define I2C_SR1_AF_Msk (0x1U << I2C_SR1_AF_Pos) /*!< 0x00000400 */
8530 #define I2C_SR1_AF I2C_SR1_AF_Msk /*!<Acknowledge Failure */
8531 #define I2C_SR1_OVR_Pos (11U)
8532 #define I2C_SR1_OVR_Msk (0x1U << I2C_SR1_OVR_Pos) /*!< 0x00000800 */
8533 #define I2C_SR1_OVR I2C_SR1_OVR_Msk /*!<Overrun/Underrun */
8534 #define I2C_SR1_PECERR_Pos (12U)
8535 #define I2C_SR1_PECERR_Msk (0x1U << I2C_SR1_PECERR_Pos) /*!< 0x00001000 */
8536 #define I2C_SR1_PECERR I2C_SR1_PECERR_Msk /*!<PEC Error in reception */
8537 #define I2C_SR1_TIMEOUT_Pos (14U)
8538 #define I2C_SR1_TIMEOUT_Msk (0x1U << I2C_SR1_TIMEOUT_Pos) /*!< 0x00004000 */
8539 #define I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk /*!<Timeout or Tlow Error */
8540 #define I2C_SR1_SMBALERT_Pos (15U)
8541 #define I2C_SR1_SMBALERT_Msk (0x1U << I2C_SR1_SMBALERT_Pos) /*!< 0x00008000 */
8542 #define I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk /*!<SMBus Alert */
8543
8544 /******************* Bit definition for I2C_SR2 register ********************/
8545 #define I2C_SR2_MSL_Pos (0U)
8546 #define I2C_SR2_MSL_Msk (0x1U << I2C_SR2_MSL_Pos) /*!< 0x00000001 */
8547 #define I2C_SR2_MSL I2C_SR2_MSL_Msk /*!<Master/Slave */
8548 #define I2C_SR2_BUSY_Pos (1U)
8549 #define I2C_SR2_BUSY_Msk (0x1U << I2C_SR2_BUSY_Pos) /*!< 0x00000002 */
8550 #define I2C_SR2_BUSY I2C_SR2_BUSY_Msk /*!<Bus Busy */
8551 #define I2C_SR2_TRA_Pos (2U)
8552 #define I2C_SR2_TRA_Msk (0x1U << I2C_SR2_TRA_Pos) /*!< 0x00000004 */
8553 #define I2C_SR2_TRA I2C_SR2_TRA_Msk /*!<Transmitter/Receiver */
8554 #define I2C_SR2_GENCALL_Pos (4U)
8555 #define I2C_SR2_GENCALL_Msk (0x1U << I2C_SR2_GENCALL_Pos) /*!< 0x00000010 */
8556 #define I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk /*!<General Call Address (Slave mode) */
8557 #define I2C_SR2_SMBDEFAULT_Pos (5U)
8558 #define I2C_SR2_SMBDEFAULT_Msk (0x1U << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
8559 #define I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk /*!<SMBus Device Default Address (Slave mode) */
8560 #define I2C_SR2_SMBHOST_Pos (6U)
8561 #define I2C_SR2_SMBHOST_Msk (0x1U << I2C_SR2_SMBHOST_Pos) /*!< 0x00000040 */
8562 #define I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk /*!<SMBus Host Header (Slave mode) */
8563 #define I2C_SR2_DUALF_Pos (7U)
8564 #define I2C_SR2_DUALF_Msk (0x1U << I2C_SR2_DUALF_Pos) /*!< 0x00000080 */
8565 #define I2C_SR2_DUALF I2C_SR2_DUALF_Msk /*!<Dual Flag (Slave mode) */
8566 #define I2C_SR2_PEC_Pos (8U)
8567 #define I2C_SR2_PEC_Msk (0xFFU << I2C_SR2_PEC_Pos) /*!< 0x0000FF00 */
8568 #define I2C_SR2_PEC I2C_SR2_PEC_Msk /*!<Packet Error Checking Register */
8569
8570 /******************* Bit definition for I2C_CCR register ********************/
8571 #define I2C_CCR_CCR_Pos (0U)
8572 #define I2C_CCR_CCR_Msk (0xFFFU << I2C_CCR_CCR_Pos) /*!< 0x00000FFF */
8573 #define I2C_CCR_CCR I2C_CCR_CCR_Msk /*!<Clock Control Register in Fast/Standard mode (Master mode) */
8574 #define I2C_CCR_DUTY_Pos (14U)
8575 #define I2C_CCR_DUTY_Msk (0x1U << I2C_CCR_DUTY_Pos) /*!< 0x00004000 */
8576 #define I2C_CCR_DUTY I2C_CCR_DUTY_Msk /*!<Fast Mode Duty Cycle */
8577 #define I2C_CCR_FS_Pos (15U)
8578 #define I2C_CCR_FS_Msk (0x1U << I2C_CCR_FS_Pos) /*!< 0x00008000 */
8579 #define I2C_CCR_FS I2C_CCR_FS_Msk /*!<I2C Master Mode Selection */
8580
8581 /****************** Bit definition for I2C_TRISE register *******************/
8582 #define I2C_TRISE_TRISE_Pos (0U)
8583 #define I2C_TRISE_TRISE_Msk (0x3FU << I2C_TRISE_TRISE_Pos) /*!< 0x0000003F */
8584 #define I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */
8585
8586 /****************** Bit definition for I2C_FLTR register *******************/
8587 #define I2C_FLTR_DNF_Pos (0U)
8588 #define I2C_FLTR_DNF_Msk (0xFU << I2C_FLTR_DNF_Pos) /*!< 0x0000000F */
8589 #define I2C_FLTR_DNF I2C_FLTR_DNF_Msk /*!<Digital Noise Filter */
8590 #define I2C_FLTR_ANOFF_Pos (4U)
8591 #define I2C_FLTR_ANOFF_Msk (0x1U << I2C_FLTR_ANOFF_Pos) /*!< 0x00000010 */
8592 #define I2C_FLTR_ANOFF I2C_FLTR_ANOFF_Msk /*!<Analog Noise Filter OFF */
8593
8594 /******************************************************************************/
8595 /* */
8596 /* Fast Mode Plus Inter-integrated Circuit Interface (I2C) */
8597 /* */
8598 /******************************************************************************/
8599 /******************* Bit definition for I2C_CR1 register *******************/
8600 #define FMPI2C_CR1_PE_Pos (0U)
8601 #define FMPI2C_CR1_PE_Msk (0x1U << FMPI2C_CR1_PE_Pos) /*!< 0x00000001 */
8602 #define FMPI2C_CR1_PE FMPI2C_CR1_PE_Msk /*!< Peripheral enable */
8603 #define FMPI2C_CR1_TXIE_Pos (1U)
8604 #define FMPI2C_CR1_TXIE_Msk (0x1U << FMPI2C_CR1_TXIE_Pos) /*!< 0x00000002 */
8605 #define FMPI2C_CR1_TXIE FMPI2C_CR1_TXIE_Msk /*!< TX interrupt enable */
8606 #define FMPI2C_CR1_RXIE_Pos (2U)
8607 #define FMPI2C_CR1_RXIE_Msk (0x1U << FMPI2C_CR1_RXIE_Pos) /*!< 0x00000004 */
8608 #define FMPI2C_CR1_RXIE FMPI2C_CR1_RXIE_Msk /*!< RX interrupt enable */
8609 #define FMPI2C_CR1_ADDRIE_Pos (3U)
8610 #define FMPI2C_CR1_ADDRIE_Msk (0x1U << FMPI2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */
8611 #define FMPI2C_CR1_ADDRIE FMPI2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */
8612 #define FMPI2C_CR1_NACKIE_Pos (4U)
8613 #define FMPI2C_CR1_NACKIE_Msk (0x1U << FMPI2C_CR1_NACKIE_Pos) /*!< 0x00000010 */
8614 #define FMPI2C_CR1_NACKIE FMPI2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */
8615 #define FMPI2C_CR1_STOPIE_Pos (5U)
8616 #define FMPI2C_CR1_STOPIE_Msk (0x1U << FMPI2C_CR1_STOPIE_Pos) /*!< 0x00000020 */
8617 #define FMPI2C_CR1_STOPIE FMPI2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */
8618 #define FMPI2C_CR1_TCIE_Pos (6U)
8619 #define FMPI2C_CR1_TCIE_Msk (0x1U << FMPI2C_CR1_TCIE_Pos) /*!< 0x00000040 */
8620 #define FMPI2C_CR1_TCIE FMPI2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */
8621 #define FMPI2C_CR1_ERRIE_Pos (7U)
8622 #define FMPI2C_CR1_ERRIE_Msk (0x1U << FMPI2C_CR1_ERRIE_Pos) /*!< 0x00000080 */
8623 #define FMPI2C_CR1_ERRIE FMPI2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */
8624 #define FMPI2C_CR1_DFN_Pos (8U)
8625 #define FMPI2C_CR1_DFN_Msk (0xFU << FMPI2C_CR1_DFN_Pos) /*!< 0x00000F00 */
8626 #define FMPI2C_CR1_DFN FMPI2C_CR1_DFN_Msk /*!< Digital noise filter */
8627 #define FMPI2C_CR1_ANFOFF_Pos (12U)
8628 #define FMPI2C_CR1_ANFOFF_Msk (0x1U << FMPI2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */
8629 #define FMPI2C_CR1_ANFOFF FMPI2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */
8630 #define FMPI2C_CR1_TXDMAEN_Pos (14U)
8631 #define FMPI2C_CR1_TXDMAEN_Msk (0x1U << FMPI2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */
8632 #define FMPI2C_CR1_TXDMAEN FMPI2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */
8633 #define FMPI2C_CR1_RXDMAEN_Pos (15U)
8634 #define FMPI2C_CR1_RXDMAEN_Msk (0x1U << FMPI2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */
8635 #define FMPI2C_CR1_RXDMAEN FMPI2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */
8636 #define FMPI2C_CR1_SBC_Pos (16U)
8637 #define FMPI2C_CR1_SBC_Msk (0x1U << FMPI2C_CR1_SBC_Pos) /*!< 0x00010000 */
8638 #define FMPI2C_CR1_SBC FMPI2C_CR1_SBC_Msk /*!< Slave byte control */
8639 #define FMPI2C_CR1_NOSTRETCH_Pos (17U)
8640 #define FMPI2C_CR1_NOSTRETCH_Msk (0x1U << FMPI2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */
8641 #define FMPI2C_CR1_NOSTRETCH FMPI2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */
8642 #define FMPI2C_CR1_GCEN_Pos (19U)
8643 #define FMPI2C_CR1_GCEN_Msk (0x1U << FMPI2C_CR1_GCEN_Pos) /*!< 0x00080000 */
8644 #define FMPI2C_CR1_GCEN FMPI2C_CR1_GCEN_Msk /*!< General call enable */
8645 #define FMPI2C_CR1_SMBHEN_Pos (20U)
8646 #define FMPI2C_CR1_SMBHEN_Msk (0x1U << FMPI2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */
8647 #define FMPI2C_CR1_SMBHEN FMPI2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */
8648 #define FMPI2C_CR1_SMBDEN_Pos (21U)
8649 #define FMPI2C_CR1_SMBDEN_Msk (0x1U << FMPI2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */
8650 #define FMPI2C_CR1_SMBDEN FMPI2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */
8651 #define FMPI2C_CR1_ALERTEN_Pos (22U)
8652 #define FMPI2C_CR1_ALERTEN_Msk (0x1U << FMPI2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */
8653 #define FMPI2C_CR1_ALERTEN FMPI2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */
8654 #define FMPI2C_CR1_PECEN_Pos (23U)
8655 #define FMPI2C_CR1_PECEN_Msk (0x1U << FMPI2C_CR1_PECEN_Pos) /*!< 0x00800000 */
8656 #define FMPI2C_CR1_PECEN FMPI2C_CR1_PECEN_Msk /*!< PEC enable */
8657
8658 /****************** Bit definition for I2C_CR2 register ********************/
8659 #define FMPI2C_CR2_SADD_Pos (0U)
8660 #define FMPI2C_CR2_SADD_Msk (0x3FFU << FMPI2C_CR2_SADD_Pos) /*!< 0x000003FF */
8661 #define FMPI2C_CR2_SADD FMPI2C_CR2_SADD_Msk /*!< Slave address (master mode) */
8662 #define FMPI2C_CR2_RD_WRN_Pos (10U)
8663 #define FMPI2C_CR2_RD_WRN_Msk (0x1U << FMPI2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */
8664 #define FMPI2C_CR2_RD_WRN FMPI2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */
8665 #define FMPI2C_CR2_ADD10_Pos (11U)
8666 #define FMPI2C_CR2_ADD10_Msk (0x1U << FMPI2C_CR2_ADD10_Pos) /*!< 0x00000800 */
8667 #define FMPI2C_CR2_ADD10 FMPI2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */
8668 #define FMPI2C_CR2_HEAD10R_Pos (12U)
8669 #define FMPI2C_CR2_HEAD10R_Msk (0x1U << FMPI2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */
8670 #define FMPI2C_CR2_HEAD10R FMPI2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */
8671 #define FMPI2C_CR2_START_Pos (13U)
8672 #define FMPI2C_CR2_START_Msk (0x1U << FMPI2C_CR2_START_Pos) /*!< 0x00002000 */
8673 #define FMPI2C_CR2_START FMPI2C_CR2_START_Msk /*!< START generation */
8674 #define FMPI2C_CR2_STOP_Pos (14U)
8675 #define FMPI2C_CR2_STOP_Msk (0x1U << FMPI2C_CR2_STOP_Pos) /*!< 0x00004000 */
8676 #define FMPI2C_CR2_STOP FMPI2C_CR2_STOP_Msk /*!< STOP generation (master mode) */
8677 #define FMPI2C_CR2_NACK_Pos (15U)
8678 #define FMPI2C_CR2_NACK_Msk (0x1U << FMPI2C_CR2_NACK_Pos) /*!< 0x00008000 */
8679 #define FMPI2C_CR2_NACK FMPI2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */
8680 #define FMPI2C_CR2_NBYTES_Pos (16U)
8681 #define FMPI2C_CR2_NBYTES_Msk (0xFFU << FMPI2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */
8682 #define FMPI2C_CR2_NBYTES FMPI2C_CR2_NBYTES_Msk /*!< Number of bytes */
8683 #define FMPI2C_CR2_RELOAD_Pos (24U)
8684 #define FMPI2C_CR2_RELOAD_Msk (0x1U << FMPI2C_CR2_RELOAD_Pos) /*!< 0x01000000 */
8685 #define FMPI2C_CR2_RELOAD FMPI2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */
8686 #define FMPI2C_CR2_AUTOEND_Pos (25U)
8687 #define FMPI2C_CR2_AUTOEND_Msk (0x1U << FMPI2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */
8688 #define FMPI2C_CR2_AUTOEND FMPI2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */
8689 #define FMPI2C_CR2_PECBYTE_Pos (26U)
8690 #define FMPI2C_CR2_PECBYTE_Msk (0x1U << FMPI2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */
8691 #define FMPI2C_CR2_PECBYTE FMPI2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */
8692
8693 /******************* Bit definition for I2C_OAR1 register ******************/
8694 #define FMPI2C_OAR1_OA1_Pos (0U)
8695 #define FMPI2C_OAR1_OA1_Msk (0x3FFU << FMPI2C_OAR1_OA1_Pos) /*!< 0x000003FF */
8696 #define FMPI2C_OAR1_OA1 FMPI2C_OAR1_OA1_Msk /*!< Interface own address 1 */
8697 #define FMPI2C_OAR1_OA1MODE_Pos (10U)
8698 #define FMPI2C_OAR1_OA1MODE_Msk (0x1U << FMPI2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */
8699 #define FMPI2C_OAR1_OA1MODE FMPI2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */
8700 #define FMPI2C_OAR1_OA1EN_Pos (15U)
8701 #define FMPI2C_OAR1_OA1EN_Msk (0x1U << FMPI2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */
8702 #define FMPI2C_OAR1_OA1EN FMPI2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */
8703
8704 /******************* Bit definition for I2C_OAR2 register ******************/
8705 #define FMPI2C_OAR2_OA2_Pos (1U)
8706 #define FMPI2C_OAR2_OA2_Msk (0x7FU << FMPI2C_OAR2_OA2_Pos) /*!< 0x000000FE */
8707 #define FMPI2C_OAR2_OA2 FMPI2C_OAR2_OA2_Msk /*!< Interface own address 2 */
8708 #define FMPI2C_OAR2_OA2MSK_Pos (8U)
8709 #define FMPI2C_OAR2_OA2MSK_Msk (0x7U << FMPI2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */
8710 #define FMPI2C_OAR2_OA2MSK FMPI2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */
8711 #define FMPI2C_OAR2_OA2EN_Pos (15U)
8712 #define FMPI2C_OAR2_OA2EN_Msk (0x1U << FMPI2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */
8713 #define FMPI2C_OAR2_OA2EN FMPI2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */
8714
8715 /******************* Bit definition for I2C_TIMINGR register *******************/
8716 #define FMPI2C_TIMINGR_SCLL_Pos (0U)
8717 #define FMPI2C_TIMINGR_SCLL_Msk (0xFFU << FMPI2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */
8718 #define FMPI2C_TIMINGR_SCLL FMPI2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */
8719 #define FMPI2C_TIMINGR_SCLH_Pos (8U)
8720 #define FMPI2C_TIMINGR_SCLH_Msk (0xFFU << FMPI2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */
8721 #define FMPI2C_TIMINGR_SCLH FMPI2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */
8722 #define FMPI2C_TIMINGR_SDADEL_Pos (16U)
8723 #define FMPI2C_TIMINGR_SDADEL_Msk (0xFU << FMPI2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */
8724 #define FMPI2C_TIMINGR_SDADEL FMPI2C_TIMINGR_SDADEL_Msk /*!< Data hold time */
8725 #define FMPI2C_TIMINGR_SCLDEL_Pos (20U)
8726 #define FMPI2C_TIMINGR_SCLDEL_Msk (0xFU << FMPI2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */
8727 #define FMPI2C_TIMINGR_SCLDEL FMPI2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */
8728 #define FMPI2C_TIMINGR_PRESC_Pos (28U)
8729 #define FMPI2C_TIMINGR_PRESC_Msk (0xFU << FMPI2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */
8730 #define FMPI2C_TIMINGR_PRESC FMPI2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */
8731
8732 /******************* Bit definition for I2C_TIMEOUTR register *******************/
8733 #define FMPI2C_TIMEOUTR_TIMEOUTA_Pos (0U)
8734 #define FMPI2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFU << FMPI2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */
8735 #define FMPI2C_TIMEOUTR_TIMEOUTA FMPI2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */
8736 #define FMPI2C_TIMEOUTR_TIDLE_Pos (12U)
8737 #define FMPI2C_TIMEOUTR_TIDLE_Msk (0x1U << FMPI2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */
8738 #define FMPI2C_TIMEOUTR_TIDLE FMPI2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */
8739 #define FMPI2C_TIMEOUTR_TIMOUTEN_Pos (15U)
8740 #define FMPI2C_TIMEOUTR_TIMOUTEN_Msk (0x1U << FMPI2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */
8741 #define FMPI2C_TIMEOUTR_TIMOUTEN FMPI2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */
8742 #define FMPI2C_TIMEOUTR_TIMEOUTB_Pos (16U)
8743 #define FMPI2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFU << FMPI2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */
8744 #define FMPI2C_TIMEOUTR_TIMEOUTB FMPI2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B */
8745 #define FMPI2C_TIMEOUTR_TEXTEN_Pos (31U)
8746 #define FMPI2C_TIMEOUTR_TEXTEN_Msk (0x1U << FMPI2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */
8747 #define FMPI2C_TIMEOUTR_TEXTEN FMPI2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */
8748
8749 /****************** Bit definition for I2C_ISR register *********************/
8750 #define FMPI2C_ISR_TXE_Pos (0U)
8751 #define FMPI2C_ISR_TXE_Msk (0x1U << FMPI2C_ISR_TXE_Pos) /*!< 0x00000001 */
8752 #define FMPI2C_ISR_TXE FMPI2C_ISR_TXE_Msk /*!< Transmit data register empty */
8753 #define FMPI2C_ISR_TXIS_Pos (1U)
8754 #define FMPI2C_ISR_TXIS_Msk (0x1U << FMPI2C_ISR_TXIS_Pos) /*!< 0x00000002 */
8755 #define FMPI2C_ISR_TXIS FMPI2C_ISR_TXIS_Msk /*!< Transmit interrupt status */
8756 #define FMPI2C_ISR_RXNE_Pos (2U)
8757 #define FMPI2C_ISR_RXNE_Msk (0x1U << FMPI2C_ISR_RXNE_Pos) /*!< 0x00000004 */
8758 #define FMPI2C_ISR_RXNE FMPI2C_ISR_RXNE_Msk /*!< Receive data register not empty */
8759 #define FMPI2C_ISR_ADDR_Pos (3U)
8760 #define FMPI2C_ISR_ADDR_Msk (0x1U << FMPI2C_ISR_ADDR_Pos) /*!< 0x00000008 */
8761 #define FMPI2C_ISR_ADDR FMPI2C_ISR_ADDR_Msk /*!< Address matched (slave mode) */
8762 #define FMPI2C_ISR_NACKF_Pos (4U)
8763 #define FMPI2C_ISR_NACKF_Msk (0x1U << FMPI2C_ISR_NACKF_Pos) /*!< 0x00000010 */
8764 #define FMPI2C_ISR_NACKF FMPI2C_ISR_NACKF_Msk /*!< NACK received flag */
8765 #define FMPI2C_ISR_STOPF_Pos (5U)
8766 #define FMPI2C_ISR_STOPF_Msk (0x1U << FMPI2C_ISR_STOPF_Pos) /*!< 0x00000020 */
8767 #define FMPI2C_ISR_STOPF FMPI2C_ISR_STOPF_Msk /*!< STOP detection flag */
8768 #define FMPI2C_ISR_TC_Pos (6U)
8769 #define FMPI2C_ISR_TC_Msk (0x1U << FMPI2C_ISR_TC_Pos) /*!< 0x00000040 */
8770 #define FMPI2C_ISR_TC FMPI2C_ISR_TC_Msk /*!< Transfer complete (master mode) */
8771 #define FMPI2C_ISR_TCR_Pos (7U)
8772 #define FMPI2C_ISR_TCR_Msk (0x1U << FMPI2C_ISR_TCR_Pos) /*!< 0x00000080 */
8773 #define FMPI2C_ISR_TCR FMPI2C_ISR_TCR_Msk /*!< Transfer complete reload */
8774 #define FMPI2C_ISR_BERR_Pos (8U)
8775 #define FMPI2C_ISR_BERR_Msk (0x1U << FMPI2C_ISR_BERR_Pos) /*!< 0x00000100 */
8776 #define FMPI2C_ISR_BERR FMPI2C_ISR_BERR_Msk /*!< Bus error */
8777 #define FMPI2C_ISR_ARLO_Pos (9U)
8778 #define FMPI2C_ISR_ARLO_Msk (0x1U << FMPI2C_ISR_ARLO_Pos) /*!< 0x00000200 */
8779 #define FMPI2C_ISR_ARLO FMPI2C_ISR_ARLO_Msk /*!< Arbitration lost */
8780 #define FMPI2C_ISR_OVR_Pos (10U)
8781 #define FMPI2C_ISR_OVR_Msk (0x1U << FMPI2C_ISR_OVR_Pos) /*!< 0x00000400 */
8782 #define FMPI2C_ISR_OVR FMPI2C_ISR_OVR_Msk /*!< Overrun/Underrun */
8783 #define FMPI2C_ISR_PECERR_Pos (11U)
8784 #define FMPI2C_ISR_PECERR_Msk (0x1U << FMPI2C_ISR_PECERR_Pos) /*!< 0x00000800 */
8785 #define FMPI2C_ISR_PECERR FMPI2C_ISR_PECERR_Msk /*!< PEC error in reception */
8786 #define FMPI2C_ISR_TIMEOUT_Pos (12U)
8787 #define FMPI2C_ISR_TIMEOUT_Msk (0x1U << FMPI2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */
8788 #define FMPI2C_ISR_TIMEOUT FMPI2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */
8789 #define FMPI2C_ISR_ALERT_Pos (13U)
8790 #define FMPI2C_ISR_ALERT_Msk (0x1U << FMPI2C_ISR_ALERT_Pos) /*!< 0x00002000 */
8791 #define FMPI2C_ISR_ALERT FMPI2C_ISR_ALERT_Msk /*!< SMBus alert */
8792 #define FMPI2C_ISR_BUSY_Pos (15U)
8793 #define FMPI2C_ISR_BUSY_Msk (0x1U << FMPI2C_ISR_BUSY_Pos) /*!< 0x00008000 */
8794 #define FMPI2C_ISR_BUSY FMPI2C_ISR_BUSY_Msk /*!< Bus busy */
8795 #define FMPI2C_ISR_DIR_Pos (16U)
8796 #define FMPI2C_ISR_DIR_Msk (0x1U << FMPI2C_ISR_DIR_Pos) /*!< 0x00010000 */
8797 #define FMPI2C_ISR_DIR FMPI2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */
8798 #define FMPI2C_ISR_ADDCODE_Pos (17U)
8799 #define FMPI2C_ISR_ADDCODE_Msk (0x7FU << FMPI2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */
8800 #define FMPI2C_ISR_ADDCODE FMPI2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */
8801
8802 /****************** Bit definition for I2C_ICR register *********************/
8803 #define FMPI2C_ICR_ADDRCF_Pos (3U)
8804 #define FMPI2C_ICR_ADDRCF_Msk (0x1U << FMPI2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */
8805 #define FMPI2C_ICR_ADDRCF FMPI2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */
8806 #define FMPI2C_ICR_NACKCF_Pos (4U)
8807 #define FMPI2C_ICR_NACKCF_Msk (0x1U << FMPI2C_ICR_NACKCF_Pos) /*!< 0x00000010 */
8808 #define FMPI2C_ICR_NACKCF FMPI2C_ICR_NACKCF_Msk /*!< NACK clear flag */
8809 #define FMPI2C_ICR_STOPCF_Pos (5U)
8810 #define FMPI2C_ICR_STOPCF_Msk (0x1U << FMPI2C_ICR_STOPCF_Pos) /*!< 0x00000020 */
8811 #define FMPI2C_ICR_STOPCF FMPI2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */
8812 #define FMPI2C_ICR_BERRCF_Pos (8U)
8813 #define FMPI2C_ICR_BERRCF_Msk (0x1U << FMPI2C_ICR_BERRCF_Pos) /*!< 0x00000100 */
8814 #define FMPI2C_ICR_BERRCF FMPI2C_ICR_BERRCF_Msk /*!< Bus error clear flag */
8815 #define FMPI2C_ICR_ARLOCF_Pos (9U)
8816 #define FMPI2C_ICR_ARLOCF_Msk (0x1U << FMPI2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */
8817 #define FMPI2C_ICR_ARLOCF FMPI2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */
8818 #define FMPI2C_ICR_OVRCF_Pos (10U)
8819 #define FMPI2C_ICR_OVRCF_Msk (0x1U << FMPI2C_ICR_OVRCF_Pos) /*!< 0x00000400 */
8820 #define FMPI2C_ICR_OVRCF FMPI2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */
8821 #define FMPI2C_ICR_PECCF_Pos (11U)
8822 #define FMPI2C_ICR_PECCF_Msk (0x1U << FMPI2C_ICR_PECCF_Pos) /*!< 0x00000800 */
8823 #define FMPI2C_ICR_PECCF FMPI2C_ICR_PECCF_Msk /*!< PAC error clear flag */
8824 #define FMPI2C_ICR_TIMOUTCF_Pos (12U)
8825 #define FMPI2C_ICR_TIMOUTCF_Msk (0x1U << FMPI2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */
8826 #define FMPI2C_ICR_TIMOUTCF FMPI2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */
8827 #define FMPI2C_ICR_ALERTCF_Pos (13U)
8828 #define FMPI2C_ICR_ALERTCF_Msk (0x1U << FMPI2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */
8829 #define FMPI2C_ICR_ALERTCF FMPI2C_ICR_ALERTCF_Msk /*!< Alert clear flag */
8830
8831 /****************** Bit definition for I2C_PECR register *********************/
8832 #define FMPI2C_PECR_PEC_Pos (0U)
8833 #define FMPI2C_PECR_PEC_Msk (0xFFU << FMPI2C_PECR_PEC_Pos) /*!< 0x000000FF */
8834 #define FMPI2C_PECR_PEC FMPI2C_PECR_PEC_Msk /*!< PEC register */
8835
8836 /****************** Bit definition for I2C_RXDR register *********************/
8837 #define FMPI2C_RXDR_RXDATA_Pos (0U)
8838 #define FMPI2C_RXDR_RXDATA_Msk (0xFFU << FMPI2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */
8839 #define FMPI2C_RXDR_RXDATA FMPI2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */
8840
8841 /****************** Bit definition for I2C_TXDR register *********************/
8842 #define FMPI2C_TXDR_TXDATA_Pos (0U)
8843 #define FMPI2C_TXDR_TXDATA_Msk (0xFFU << FMPI2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */
8844 #define FMPI2C_TXDR_TXDATA FMPI2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */
8845
8846
8847
8848 /******************************************************************************/
8849 /* */
8850 /* Independent WATCHDOG */
8851 /* */
8852 /******************************************************************************/
8853 /******************* Bit definition for IWDG_KR register ********************/
8854 #define IWDG_KR_KEY_Pos (0U)
8855 #define IWDG_KR_KEY_Msk (0xFFFFU << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */
8856 #define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!<Key value (write only, read 0000h) */
8857
8858 /******************* Bit definition for IWDG_PR register ********************/
8859 #define IWDG_PR_PR_Pos (0U)
8860 #define IWDG_PR_PR_Msk (0x7U << IWDG_PR_PR_Pos) /*!< 0x00000007 */
8861 #define IWDG_PR_PR IWDG_PR_PR_Msk /*!<PR[2:0] (Prescaler divider) */
8862 #define IWDG_PR_PR_0 (0x1U << IWDG_PR_PR_Pos) /*!< 0x01 */
8863 #define IWDG_PR_PR_1 (0x2U << IWDG_PR_PR_Pos) /*!< 0x02 */
8864 #define IWDG_PR_PR_2 (0x4U << IWDG_PR_PR_Pos) /*!< 0x04 */
8865
8866 /******************* Bit definition for IWDG_RLR register *******************/
8867 #define IWDG_RLR_RL_Pos (0U)
8868 #define IWDG_RLR_RL_Msk (0xFFFU << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */
8869 #define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!<Watchdog counter reload value */
8870
8871 /******************* Bit definition for IWDG_SR register ********************/
8872 #define IWDG_SR_PVU_Pos (0U)
8873 #define IWDG_SR_PVU_Msk (0x1U << IWDG_SR_PVU_Pos) /*!< 0x00000001 */
8874 #define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!<Watchdog prescaler value update */
8875 #define IWDG_SR_RVU_Pos (1U)
8876 #define IWDG_SR_RVU_Msk (0x1U << IWDG_SR_RVU_Pos) /*!< 0x00000002 */
8877 #define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!<Watchdog counter reload value update */
8878
8879
8880
8881 /******************************************************************************/
8882 /* */
8883 /* Power Control */
8884 /* */
8885 /******************************************************************************/
8886 /******************** Bit definition for PWR_CR register ********************/
8887 #define PWR_CR_LPDS_Pos (0U)
8888 #define PWR_CR_LPDS_Msk (0x1U << PWR_CR_LPDS_Pos) /*!< 0x00000001 */
8889 #define PWR_CR_LPDS PWR_CR_LPDS_Msk /*!< Low-Power Deepsleep */
8890 #define PWR_CR_PDDS_Pos (1U)
8891 #define PWR_CR_PDDS_Msk (0x1U << PWR_CR_PDDS_Pos) /*!< 0x00000002 */
8892 #define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */
8893 #define PWR_CR_CWUF_Pos (2U)
8894 #define PWR_CR_CWUF_Msk (0x1U << PWR_CR_CWUF_Pos) /*!< 0x00000004 */
8895 #define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */
8896 #define PWR_CR_CSBF_Pos (3U)
8897 #define PWR_CR_CSBF_Msk (0x1U << PWR_CR_CSBF_Pos) /*!< 0x00000008 */
8898 #define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */
8899 #define PWR_CR_PVDE_Pos (4U)
8900 #define PWR_CR_PVDE_Msk (0x1U << PWR_CR_PVDE_Pos) /*!< 0x00000010 */
8901 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage Detector Enable */
8902
8903 #define PWR_CR_PLS_Pos (5U)
8904 #define PWR_CR_PLS_Msk (0x7U << PWR_CR_PLS_Pos) /*!< 0x000000E0 */
8905 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (PVD Level Selection) */
8906 #define PWR_CR_PLS_0 (0x1U << PWR_CR_PLS_Pos) /*!< 0x00000020 */
8907 #define PWR_CR_PLS_1 (0x2U << PWR_CR_PLS_Pos) /*!< 0x00000040 */
8908 #define PWR_CR_PLS_2 (0x4U << PWR_CR_PLS_Pos) /*!< 0x00000080 */
8909
8910 /*!< PVD level configuration */
8911 #define PWR_CR_PLS_LEV0 0x00000000U /*!< PVD level 0 */
8912 #define PWR_CR_PLS_LEV1 0x00000020U /*!< PVD level 1 */
8913 #define PWR_CR_PLS_LEV2 0x00000040U /*!< PVD level 2 */
8914 #define PWR_CR_PLS_LEV3 0x00000060U /*!< PVD level 3 */
8915 #define PWR_CR_PLS_LEV4 0x00000080U /*!< PVD level 4 */
8916 #define PWR_CR_PLS_LEV5 0x000000A0U /*!< PVD level 5 */
8917 #define PWR_CR_PLS_LEV6 0x000000C0U /*!< PVD level 6 */
8918 #define PWR_CR_PLS_LEV7 0x000000E0U /*!< PVD level 7 */
8919 #define PWR_CR_DBP_Pos (8U)
8920 #define PWR_CR_DBP_Msk (0x1U << PWR_CR_DBP_Pos) /*!< 0x00000100 */
8921 #define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */
8922 #define PWR_CR_FPDS_Pos (9U)
8923 #define PWR_CR_FPDS_Msk (0x1U << PWR_CR_FPDS_Pos) /*!< 0x00000200 */
8924 #define PWR_CR_FPDS PWR_CR_FPDS_Msk /*!< Flash power down in Stop mode */
8925 #define PWR_CR_LPLVDS_Pos (10U)
8926 #define PWR_CR_LPLVDS_Msk (0x1U << PWR_CR_LPLVDS_Pos) /*!< 0x00000400 */
8927 #define PWR_CR_LPLVDS PWR_CR_LPLVDS_Msk /*!< Low Power Regulator Low Voltage in Deep Sleep mode */
8928 #define PWR_CR_MRLVDS_Pos (11U)
8929 #define PWR_CR_MRLVDS_Msk (0x1U << PWR_CR_MRLVDS_Pos) /*!< 0x00000800 */
8930 #define PWR_CR_MRLVDS PWR_CR_MRLVDS_Msk /*!< Main Regulator Low Voltage in Deep Sleep mode */
8931 #define PWR_CR_ADCDC1_Pos (13U)
8932 #define PWR_CR_ADCDC1_Msk (0x1U << PWR_CR_ADCDC1_Pos) /*!< 0x00002000 */
8933 #define PWR_CR_ADCDC1 PWR_CR_ADCDC1_Msk /*!< Refer to AN4073 on how to use this bit */
8934 #define PWR_CR_VOS_Pos (14U)
8935 #define PWR_CR_VOS_Msk (0x3U << PWR_CR_VOS_Pos) /*!< 0x0000C000 */
8936 #define PWR_CR_VOS PWR_CR_VOS_Msk /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */
8937 #define PWR_CR_VOS_0 0x00004000U /*!< Bit 0 */
8938 #define PWR_CR_VOS_1 0x00008000U /*!< Bit 1 */
8939 #define PWR_CR_FMSSR_Pos (20U)
8940 #define PWR_CR_FMSSR_Msk (0x1U << PWR_CR_FMSSR_Pos) /*!< 0x00100000 */
8941 #define PWR_CR_FMSSR PWR_CR_FMSSR_Msk /*!< Flash Memory Sleep System Run */
8942 #define PWR_CR_FISSR_Pos (21U)
8943 #define PWR_CR_FISSR_Msk (0x1U << PWR_CR_FISSR_Pos) /*!< 0x00200000 */
8944 #define PWR_CR_FISSR PWR_CR_FISSR_Msk /*!< Flash Interface Stop while System Run */
8945
8946
8947 /******************* Bit definition for PWR_CSR register ********************/
8948 #define PWR_CSR_WUF_Pos (0U)
8949 #define PWR_CSR_WUF_Msk (0x1U << PWR_CSR_WUF_Pos) /*!< 0x00000001 */
8950 #define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */
8951 #define PWR_CSR_SBF_Pos (1U)
8952 #define PWR_CSR_SBF_Msk (0x1U << PWR_CSR_SBF_Pos) /*!< 0x00000002 */
8953 #define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */
8954 #define PWR_CSR_PVDO_Pos (2U)
8955 #define PWR_CSR_PVDO_Msk (0x1U << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */
8956 #define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */
8957 #define PWR_CSR_BRR_Pos (3U)
8958 #define PWR_CSR_BRR_Msk (0x1U << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
8959 #define PWR_CSR_BRR PWR_CSR_BRR_Msk /*!< Backup regulator ready */
8960 #define PWR_CSR_EWUP3_Pos (6U)
8961 #define PWR_CSR_EWUP3_Msk (0x1U << PWR_CSR_EWUP1_Pos) /*!< 0x00000040 */
8962 #define PWR_CSR_EWUP3 PWR_CSR_EWUP3_Msk /*!< Enable WKUP pin 3 */
8963 #define PWR_CSR_EWUP2_Pos (7U)
8964 #define PWR_CSR_EWUP2_Msk (0x1U << PWR_CSR_EWUP2_Pos) /*!< 0x00000080 */
8965 #define PWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk /*!< Enable WKUP pin 2 */
8966 #define PWR_CSR_EWUP1_Pos (8U)
8967 #define PWR_CSR_EWUP1_Msk (0x1U << PWR_CSR_EWUP1_Pos) /*!< 0x00000100 */
8968 #define PWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk /*!< Enable WKUP pin 1 */
8969 #define PWR_CSR_BRE_Pos (9U)
8970 #define PWR_CSR_BRE_Msk (0x1U << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
8971 #define PWR_CSR_BRE PWR_CSR_BRE_Msk /*!< Backup regulator enable */
8972 #define PWR_CSR_VOSRDY_Pos (14U)
8973 #define PWR_CSR_VOSRDY_Msk (0x1U << PWR_CSR_VOSRDY_Pos) /*!< 0x00004000 */
8974 #define PWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk /*!< Regulator voltage scaling output selection ready */
8975
8976
8977 /******************************************************************************/
8978 /* */
8979 /* QUADSPI */
8980 /* */
8981 /******************************************************************************/
8982 /*
8983 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
8984 */
8985 #define QSPI1_V2_1L /*!< QSPI Virtual Version */
8986
8987 /***************** Bit definition for QUADSPI_CR register *******************/
8988 #define QUADSPI_CR_EN_Pos (0U)
8989 #define QUADSPI_CR_EN_Msk (0x1U << QUADSPI_CR_EN_Pos) /*!< 0x00000001 */
8990 #define QUADSPI_CR_EN QUADSPI_CR_EN_Msk /*!< Enable */
8991 #define QUADSPI_CR_ABORT_Pos (1U)
8992 #define QUADSPI_CR_ABORT_Msk (0x1U << QUADSPI_CR_ABORT_Pos) /*!< 0x00000002 */
8993 #define QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk /*!< Abort request */
8994 #define QUADSPI_CR_DMAEN_Pos (2U)
8995 #define QUADSPI_CR_DMAEN_Msk (0x1U << QUADSPI_CR_DMAEN_Pos) /*!< 0x00000004 */
8996 #define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk /*!< DMA Enable */
8997 #define QUADSPI_CR_TCEN_Pos (3U)
8998 #define QUADSPI_CR_TCEN_Msk (0x1U << QUADSPI_CR_TCEN_Pos) /*!< 0x00000008 */
8999 #define QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk /*!< Timeout Counter Enable */
9000 #define QUADSPI_CR_SSHIFT_Pos (4U)
9001 #define QUADSPI_CR_SSHIFT_Msk (0x1U << QUADSPI_CR_SSHIFT_Pos) /*!< 0x00000010 */
9002 #define QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk /*!< SSHIFT Sample Shift */
9003 #define QUADSPI_CR_DFM_Pos (6U)
9004 #define QUADSPI_CR_DFM_Msk (0x1U << QUADSPI_CR_DFM_Pos) /*!< 0x00000040 */
9005 #define QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk /*!< Dual Flash Mode */
9006 #define QUADSPI_CR_FSEL_Pos (7U)
9007 #define QUADSPI_CR_FSEL_Msk (0x1U << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
9008 #define QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk /*!< Flash Select */
9009 #define QUADSPI_CR_FTHRES_Pos (8U)
9010 #define QUADSPI_CR_FTHRES_Msk (0x1FU << QUADSPI_CR_FTHRES_Pos) /*!< 0x00001F00 */
9011 #define QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk /*!< FTHRES[3:0] FIFO Level */
9012 #define QUADSPI_CR_FTHRES_0 (0x01U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000100 */
9013 #define QUADSPI_CR_FTHRES_1 (0x02U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000200 */
9014 #define QUADSPI_CR_FTHRES_2 (0x04U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000400 */
9015 #define QUADSPI_CR_FTHRES_3 (0x08U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000800 */
9016 #define QUADSPI_CR_FTHRES_4 (0x10U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00001000 */
9017 #define QUADSPI_CR_TEIE_Pos (16U)
9018 #define QUADSPI_CR_TEIE_Msk (0x1U << QUADSPI_CR_TEIE_Pos) /*!< 0x00010000 */
9019 #define QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk /*!< Transfer Error Interrupt Enable */
9020 #define QUADSPI_CR_TCIE_Pos (17U)
9021 #define QUADSPI_CR_TCIE_Msk (0x1U << QUADSPI_CR_TCIE_Pos) /*!< 0x00020000 */
9022 #define QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk /*!< Transfer Complete Interrupt Enable */
9023 #define QUADSPI_CR_FTIE_Pos (18U)
9024 #define QUADSPI_CR_FTIE_Msk (0x1U << QUADSPI_CR_FTIE_Pos) /*!< 0x00040000 */
9025 #define QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk /*!< FIFO Threshold Interrupt Enable */
9026 #define QUADSPI_CR_SMIE_Pos (19U)
9027 #define QUADSPI_CR_SMIE_Msk (0x1U << QUADSPI_CR_SMIE_Pos) /*!< 0x00080000 */
9028 #define QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk /*!< Status Match Interrupt Enable */
9029 #define QUADSPI_CR_TOIE_Pos (20U)
9030 #define QUADSPI_CR_TOIE_Msk (0x1U << QUADSPI_CR_TOIE_Pos) /*!< 0x00100000 */
9031 #define QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk /*!< TimeOut Interrupt Enable */
9032 #define QUADSPI_CR_APMS_Pos (22U)
9033 #define QUADSPI_CR_APMS_Msk (0x1U << QUADSPI_CR_APMS_Pos) /*!< 0x00400000 */
9034 #define QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk /*!< Bit 1 */
9035 #define QUADSPI_CR_PMM_Pos (23U)
9036 #define QUADSPI_CR_PMM_Msk (0x1U << QUADSPI_CR_PMM_Pos) /*!< 0x00800000 */
9037 #define QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk /*!< Polling Match Mode */
9038 #define QUADSPI_CR_PRESCALER_Pos (24U)
9039 #define QUADSPI_CR_PRESCALER_Msk (0xFFU << QUADSPI_CR_PRESCALER_Pos) /*!< 0xFF000000 */
9040 #define QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk /*!< PRESCALER[7:0] Clock prescaler */
9041 #define QUADSPI_CR_PRESCALER_0 (0x01U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x01000000 */
9042 #define QUADSPI_CR_PRESCALER_1 (0x02U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x02000000 */
9043 #define QUADSPI_CR_PRESCALER_2 (0x04U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x04000000 */
9044 #define QUADSPI_CR_PRESCALER_3 (0x08U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x08000000 */
9045 #define QUADSPI_CR_PRESCALER_4 (0x10U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x10000000 */
9046 #define QUADSPI_CR_PRESCALER_5 (0x20U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x20000000 */
9047 #define QUADSPI_CR_PRESCALER_6 (0x40U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x40000000 */
9048 #define QUADSPI_CR_PRESCALER_7 (0x80U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x80000000 */
9049
9050 /***************** Bit definition for QUADSPI_DCR register ******************/
9051 #define QUADSPI_DCR_CKMODE_Pos (0U)
9052 #define QUADSPI_DCR_CKMODE_Msk (0x1U << QUADSPI_DCR_CKMODE_Pos) /*!< 0x00000001 */
9053 #define QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk /*!< Mode 0 / Mode 3 */
9054 #define QUADSPI_DCR_CSHT_Pos (8U)
9055 #define QUADSPI_DCR_CSHT_Msk (0x7U << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000700 */
9056 #define QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk /*!< CSHT[2:0]: ChipSelect High Time */
9057 #define QUADSPI_DCR_CSHT_0 (0x1U << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000100 */
9058 #define QUADSPI_DCR_CSHT_1 (0x2U << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000200 */
9059 #define QUADSPI_DCR_CSHT_2 (0x4U << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000400 */
9060 #define QUADSPI_DCR_FSIZE_Pos (16U)
9061 #define QUADSPI_DCR_FSIZE_Msk (0x1FU << QUADSPI_DCR_FSIZE_Pos) /*!< 0x001F0000 */
9062 #define QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk /*!< FSIZE[4:0]: Flash Size */
9063 #define QUADSPI_DCR_FSIZE_0 (0x01U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00010000 */
9064 #define QUADSPI_DCR_FSIZE_1 (0x02U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00020000 */
9065 #define QUADSPI_DCR_FSIZE_2 (0x04U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00040000 */
9066 #define QUADSPI_DCR_FSIZE_3 (0x08U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00080000 */
9067 #define QUADSPI_DCR_FSIZE_4 (0x10U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00100000 */
9068
9069 /****************** Bit definition for QUADSPI_SR register *******************/
9070 #define QUADSPI_SR_TEF_Pos (0U)
9071 #define QUADSPI_SR_TEF_Msk (0x1U << QUADSPI_SR_TEF_Pos) /*!< 0x00000001 */
9072 #define QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk /*!< Transfer Error Flag */
9073 #define QUADSPI_SR_TCF_Pos (1U)
9074 #define QUADSPI_SR_TCF_Msk (0x1U << QUADSPI_SR_TCF_Pos) /*!< 0x00000002 */
9075 #define QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk /*!< Transfer Complete Flag */
9076 #define QUADSPI_SR_FTF_Pos (2U)
9077 #define QUADSPI_SR_FTF_Msk (0x1U << QUADSPI_SR_FTF_Pos) /*!< 0x00000004 */
9078 #define QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk /*!< FIFO Threshlod Flag */
9079 #define QUADSPI_SR_SMF_Pos (3U)
9080 #define QUADSPI_SR_SMF_Msk (0x1U << QUADSPI_SR_SMF_Pos) /*!< 0x00000008 */
9081 #define QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk /*!< Status Match Flag */
9082 #define QUADSPI_SR_TOF_Pos (4U)
9083 #define QUADSPI_SR_TOF_Msk (0x1U << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
9084 #define QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk /*!< Timeout Flag */
9085 #define QUADSPI_SR_BUSY_Pos (5U)
9086 #define QUADSPI_SR_BUSY_Msk (0x1U << QUADSPI_SR_BUSY_Pos) /*!< 0x00000020 */
9087 #define QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk /*!< Busy */
9088 #define QUADSPI_SR_FLEVEL_Pos (8U)
9089 #define QUADSPI_SR_FLEVEL_Msk (0x3FU << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00003F00 */
9090 #define QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk /*!< FIFO Threshlod Flag */
9091 #define QUADSPI_SR_FLEVEL_0 (0x01U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000100 */
9092 #define QUADSPI_SR_FLEVEL_1 (0x02U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000200 */
9093 #define QUADSPI_SR_FLEVEL_2 (0x04U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000400 */
9094 #define QUADSPI_SR_FLEVEL_3 (0x08U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000800 */
9095 #define QUADSPI_SR_FLEVEL_4 (0x10U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00001000 */
9096 #define QUADSPI_SR_FLEVEL_5 (0x20U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00002000 */
9097
9098 /****************** Bit definition for QUADSPI_FCR register ******************/
9099 #define QUADSPI_FCR_CTEF_Pos (0U)
9100 #define QUADSPI_FCR_CTEF_Msk (0x1U << QUADSPI_FCR_CTEF_Pos) /*!< 0x00000001 */
9101 #define QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk /*!< Clear Transfer Error Flag */
9102 #define QUADSPI_FCR_CTCF_Pos (1U)
9103 #define QUADSPI_FCR_CTCF_Msk (0x1U << QUADSPI_FCR_CTCF_Pos) /*!< 0x00000002 */
9104 #define QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk /*!< Clear Transfer Complete Flag */
9105 #define QUADSPI_FCR_CSMF_Pos (3U)
9106 #define QUADSPI_FCR_CSMF_Msk (0x1U << QUADSPI_FCR_CSMF_Pos) /*!< 0x00000008 */
9107 #define QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk /*!< Clear Status Match Flag */
9108 #define QUADSPI_FCR_CTOF_Pos (4U)
9109 #define QUADSPI_FCR_CTOF_Msk (0x1U << QUADSPI_FCR_CTOF_Pos) /*!< 0x00000010 */
9110 #define QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk /*!< Clear Timeout Flag */
9111
9112 /****************** Bit definition for QUADSPI_DLR register ******************/
9113 #define QUADSPI_DLR_DL_Pos (0U)
9114 #define QUADSPI_DLR_DL_Msk (0xFFFFFFFFU << QUADSPI_DLR_DL_Pos) /*!< 0xFFFFFFFF */
9115 #define QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk /*!< DL[31:0]: Data Length */
9116
9117 /****************** Bit definition for QUADSPI_CCR register ******************/
9118 #define QUADSPI_CCR_INSTRUCTION_Pos (0U)
9119 #define QUADSPI_CCR_INSTRUCTION_Msk (0xFFU << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x000000FF */
9120 #define QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk /*!< INSTRUCTION[7:0]: Instruction */
9121 #define QUADSPI_CCR_INSTRUCTION_0 (0x01U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000001 */
9122 #define QUADSPI_CCR_INSTRUCTION_1 (0x02U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000002 */
9123 #define QUADSPI_CCR_INSTRUCTION_2 (0x04U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000004 */
9124 #define QUADSPI_CCR_INSTRUCTION_3 (0x08U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000008 */
9125 #define QUADSPI_CCR_INSTRUCTION_4 (0x10U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000010 */
9126 #define QUADSPI_CCR_INSTRUCTION_5 (0x20U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000020 */
9127 #define QUADSPI_CCR_INSTRUCTION_6 (0x40U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000040 */
9128 #define QUADSPI_CCR_INSTRUCTION_7 (0x80U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000080 */
9129 #define QUADSPI_CCR_IMODE_Pos (8U)
9130 #define QUADSPI_CCR_IMODE_Msk (0x3U << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000300 */
9131 #define QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk /*!< IMODE[1:0]: Instruction Mode */
9132 #define QUADSPI_CCR_IMODE_0 (0x1U << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000100 */
9133 #define QUADSPI_CCR_IMODE_1 (0x2U << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000200 */
9134 #define QUADSPI_CCR_ADMODE_Pos (10U)
9135 #define QUADSPI_CCR_ADMODE_Msk (0x3U << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000C00 */
9136 #define QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk /*!< ADMODE[1:0]: Address Mode */
9137 #define QUADSPI_CCR_ADMODE_0 (0x1U << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000400 */
9138 #define QUADSPI_CCR_ADMODE_1 (0x2U << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000800 */
9139 #define QUADSPI_CCR_ADSIZE_Pos (12U)
9140 #define QUADSPI_CCR_ADSIZE_Msk (0x3U << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00003000 */
9141 #define QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk /*!< ADSIZE[1:0]: Address Size */
9142 #define QUADSPI_CCR_ADSIZE_0 (0x1U << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00001000 */
9143 #define QUADSPI_CCR_ADSIZE_1 (0x2U << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00002000 */
9144 #define QUADSPI_CCR_ABMODE_Pos (14U)
9145 #define QUADSPI_CCR_ABMODE_Msk (0x3U << QUADSPI_CCR_ABMODE_Pos) /*!< 0x0000C000 */
9146 #define QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk /*!< ABMODE[1:0]: Alternate Bytes Mode */
9147 #define QUADSPI_CCR_ABMODE_0 (0x1U << QUADSPI_CCR_ABMODE_Pos) /*!< 0x00004000 */
9148 #define QUADSPI_CCR_ABMODE_1 (0x2U << QUADSPI_CCR_ABMODE_Pos) /*!< 0x00008000 */
9149 #define QUADSPI_CCR_ABSIZE_Pos (16U)
9150 #define QUADSPI_CCR_ABSIZE_Msk (0x3U << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00030000 */
9151 #define QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk /*!< ABSIZE[1:0]: Instruction Mode */
9152 #define QUADSPI_CCR_ABSIZE_0 (0x1U << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00010000 */
9153 #define QUADSPI_CCR_ABSIZE_1 (0x2U << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00020000 */
9154 #define QUADSPI_CCR_DCYC_Pos (18U)
9155 #define QUADSPI_CCR_DCYC_Msk (0x1FU << QUADSPI_CCR_DCYC_Pos) /*!< 0x007C0000 */
9156 #define QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk /*!< DCYC[4:0]: Dummy Cycles */
9157 #define QUADSPI_CCR_DCYC_0 (0x01U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00040000 */
9158 #define QUADSPI_CCR_DCYC_1 (0x02U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00080000 */
9159 #define QUADSPI_CCR_DCYC_2 (0x04U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00100000 */
9160 #define QUADSPI_CCR_DCYC_3 (0x08U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00200000 */
9161 #define QUADSPI_CCR_DCYC_4 (0x10U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00400000 */
9162 #define QUADSPI_CCR_DMODE_Pos (24U)
9163 #define QUADSPI_CCR_DMODE_Msk (0x3U << QUADSPI_CCR_DMODE_Pos) /*!< 0x03000000 */
9164 #define QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk /*!< DMODE[1:0]: Data Mode */
9165 #define QUADSPI_CCR_DMODE_0 (0x1U << QUADSPI_CCR_DMODE_Pos) /*!< 0x01000000 */
9166 #define QUADSPI_CCR_DMODE_1 (0x2U << QUADSPI_CCR_DMODE_Pos) /*!< 0x02000000 */
9167 #define QUADSPI_CCR_FMODE_Pos (26U)
9168 #define QUADSPI_CCR_FMODE_Msk (0x3U << QUADSPI_CCR_FMODE_Pos) /*!< 0x0C000000 */
9169 #define QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk /*!< FMODE[1:0]: Functional Mode */
9170 #define QUADSPI_CCR_FMODE_0 (0x1U << QUADSPI_CCR_FMODE_Pos) /*!< 0x04000000 */
9171 #define QUADSPI_CCR_FMODE_1 (0x2U << QUADSPI_CCR_FMODE_Pos) /*!< 0x08000000 */
9172 #define QUADSPI_CCR_SIOO_Pos (28U)
9173 #define QUADSPI_CCR_SIOO_Msk (0x1U << QUADSPI_CCR_SIOO_Pos) /*!< 0x10000000 */
9174 #define QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk /*!< SIOO: Send Instruction Only Once Mode */
9175 #define QUADSPI_CCR_DHHC_Pos (30U)
9176 #define QUADSPI_CCR_DHHC_Msk (0x1U << QUADSPI_CCR_DHHC_Pos) /*!< 0x40000000 */
9177 #define QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk /*!< DHHC: Delay Half Hclk Cycle */
9178 #define QUADSPI_CCR_DDRM_Pos (31U)
9179 #define QUADSPI_CCR_DDRM_Msk (0x1U << QUADSPI_CCR_DDRM_Pos) /*!< 0x80000000 */
9180 #define QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk /*!< DDRM: Double Data Rate Mode */
9181 /****************** Bit definition for QUADSPI_AR register *******************/
9182 #define QUADSPI_AR_ADDRESS_Pos (0U)
9183 #define QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFU << QUADSPI_AR_ADDRESS_Pos) /*!< 0xFFFFFFFF */
9184 #define QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk /*!< ADDRESS[31:0]: Address */
9185
9186 /****************** Bit definition for QUADSPI_ABR register ******************/
9187 #define QUADSPI_ABR_ALTERNATE_Pos (0U)
9188 #define QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFU << QUADSPI_ABR_ALTERNATE_Pos) /*!< 0xFFFFFFFF */
9189 #define QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk /*!< ALTERNATE[31:0]: Alternate Bytes */
9190
9191 /****************** Bit definition for QUADSPI_DR register *******************/
9192 #define QUADSPI_DR_DATA_Pos (0U)
9193 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFU << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
9194 #define QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk /*!< DATA[31:0]: Data */
9195
9196 /****************** Bit definition for QUADSPI_PSMKR register ****************/
9197 #define QUADSPI_PSMKR_MASK_Pos (0U)
9198 #define QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFU << QUADSPI_PSMKR_MASK_Pos) /*!< 0xFFFFFFFF */
9199 #define QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk /*!< MASK[31:0]: Status Mask */
9200
9201 /****************** Bit definition for QUADSPI_PSMAR register ****************/
9202 #define QUADSPI_PSMAR_MATCH_Pos (0U)
9203 #define QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFU << QUADSPI_PSMAR_MATCH_Pos) /*!< 0xFFFFFFFF */
9204 #define QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk /*!< MATCH[31:0]: Status Match */
9205
9206 /****************** Bit definition for QUADSPI_PIR register *****************/
9207 #define QUADSPI_PIR_INTERVAL_Pos (0U)
9208 #define QUADSPI_PIR_INTERVAL_Msk (0xFFFFU << QUADSPI_PIR_INTERVAL_Pos) /*!< 0x0000FFFF */
9209 #define QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk /*!< INTERVAL[15:0]: Polling Interval */
9210
9211 /****************** Bit definition for QUADSPI_LPTR register *****************/
9212 #define QUADSPI_LPTR_TIMEOUT_Pos (0U)
9213 #define QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFU << QUADSPI_LPTR_TIMEOUT_Pos) /*!< 0x0000FFFF */
9214 #define QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk /*!< TIMEOUT[15:0]: Timeout period */
9215
9216 /******************************************************************************/
9217 /* */
9218 /* Reset and Clock Control */
9219 /* */
9220 /******************************************************************************/
9221 /******************** Bit definition for RCC_CR register ********************/
9222 #define RCC_CR_HSION_Pos (0U)
9223 #define RCC_CR_HSION_Msk (0x1U << RCC_CR_HSION_Pos) /*!< 0x00000001 */
9224 #define RCC_CR_HSION RCC_CR_HSION_Msk
9225 #define RCC_CR_HSIRDY_Pos (1U)
9226 #define RCC_CR_HSIRDY_Msk (0x1U << RCC_CR_HSIRDY_Pos) /*!< 0x00000002 */
9227 #define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk
9228
9229 #define RCC_CR_HSITRIM_Pos (3U)
9230 #define RCC_CR_HSITRIM_Msk (0x1FU << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
9231 #define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk
9232 #define RCC_CR_HSITRIM_0 (0x01U << RCC_CR_HSITRIM_Pos) /*!< 0x00000008 */
9233 #define RCC_CR_HSITRIM_1 (0x02U << RCC_CR_HSITRIM_Pos) /*!< 0x00000010 */
9234 #define RCC_CR_HSITRIM_2 (0x04U << RCC_CR_HSITRIM_Pos) /*!< 0x00000020 */
9235 #define RCC_CR_HSITRIM_3 (0x08U << RCC_CR_HSITRIM_Pos) /*!< 0x00000040 */
9236 #define RCC_CR_HSITRIM_4 (0x10U << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
9237
9238 #define RCC_CR_HSICAL_Pos (8U)
9239 #define RCC_CR_HSICAL_Msk (0xFFU << RCC_CR_HSICAL_Pos) /*!< 0x0000FF00 */
9240 #define RCC_CR_HSICAL RCC_CR_HSICAL_Msk
9241 #define RCC_CR_HSICAL_0 (0x01U << RCC_CR_HSICAL_Pos) /*!< 0x00000100 */
9242 #define RCC_CR_HSICAL_1 (0x02U << RCC_CR_HSICAL_Pos) /*!< 0x00000200 */
9243 #define RCC_CR_HSICAL_2 (0x04U << RCC_CR_HSICAL_Pos) /*!< 0x00000400 */
9244 #define RCC_CR_HSICAL_3 (0x08U << RCC_CR_HSICAL_Pos) /*!< 0x00000800 */
9245 #define RCC_CR_HSICAL_4 (0x10U << RCC_CR_HSICAL_Pos) /*!< 0x00001000 */
9246 #define RCC_CR_HSICAL_5 (0x20U << RCC_CR_HSICAL_Pos) /*!< 0x00002000 */
9247 #define RCC_CR_HSICAL_6 (0x40U << RCC_CR_HSICAL_Pos) /*!< 0x00004000 */
9248 #define RCC_CR_HSICAL_7 (0x80U << RCC_CR_HSICAL_Pos) /*!< 0x00008000 */
9249
9250 #define RCC_CR_HSEON_Pos (16U)
9251 #define RCC_CR_HSEON_Msk (0x1U << RCC_CR_HSEON_Pos) /*!< 0x00010000 */
9252 #define RCC_CR_HSEON RCC_CR_HSEON_Msk
9253 #define RCC_CR_HSERDY_Pos (17U)
9254 #define RCC_CR_HSERDY_Msk (0x1U << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */
9255 #define RCC_CR_HSERDY RCC_CR_HSERDY_Msk
9256 #define RCC_CR_HSEBYP_Pos (18U)
9257 #define RCC_CR_HSEBYP_Msk (0x1U << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */
9258 #define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk
9259 #define RCC_CR_CSSON_Pos (19U)
9260 #define RCC_CR_CSSON_Msk (0x1U << RCC_CR_CSSON_Pos) /*!< 0x00080000 */
9261 #define RCC_CR_CSSON RCC_CR_CSSON_Msk
9262 #define RCC_CR_PLLON_Pos (24U)
9263 #define RCC_CR_PLLON_Msk (0x1U << RCC_CR_PLLON_Pos) /*!< 0x01000000 */
9264 #define RCC_CR_PLLON RCC_CR_PLLON_Msk
9265 #define RCC_CR_PLLRDY_Pos (25U)
9266 #define RCC_CR_PLLRDY_Msk (0x1U << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */
9267 #define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk
9268 /*
9269 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
9270 */
9271 #define RCC_PLLI2S_SUPPORT /*!< Support PLLI2S oscillator */
9272
9273 #define RCC_CR_PLLI2SON_Pos (26U)
9274 #define RCC_CR_PLLI2SON_Msk (0x1U << RCC_CR_PLLI2SON_Pos) /*!< 0x04000000 */
9275 #define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk
9276 #define RCC_CR_PLLI2SRDY_Pos (27U)
9277 #define RCC_CR_PLLI2SRDY_Msk (0x1U << RCC_CR_PLLI2SRDY_Pos) /*!< 0x08000000 */
9278 #define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk
9279
9280 /******************** Bit definition for RCC_PLLCFGR register ***************/
9281 #define RCC_PLLCFGR_PLLM_Pos (0U)
9282 #define RCC_PLLCFGR_PLLM_Msk (0x3FU << RCC_PLLCFGR_PLLM_Pos) /*!< 0x0000003F */
9283 #define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk
9284 #define RCC_PLLCFGR_PLLM_0 (0x01U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000001 */
9285 #define RCC_PLLCFGR_PLLM_1 (0x02U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000002 */
9286 #define RCC_PLLCFGR_PLLM_2 (0x04U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000004 */
9287 #define RCC_PLLCFGR_PLLM_3 (0x08U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000008 */
9288 #define RCC_PLLCFGR_PLLM_4 (0x10U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000010 */
9289 #define RCC_PLLCFGR_PLLM_5 (0x20U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000020 */
9290
9291 #define RCC_PLLCFGR_PLLN_Pos (6U)
9292 #define RCC_PLLCFGR_PLLN_Msk (0x1FFU << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00007FC0 */
9293 #define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk
9294 #define RCC_PLLCFGR_PLLN_0 (0x001U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000040 */
9295 #define RCC_PLLCFGR_PLLN_1 (0x002U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000080 */
9296 #define RCC_PLLCFGR_PLLN_2 (0x004U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000100 */
9297 #define RCC_PLLCFGR_PLLN_3 (0x008U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000200 */
9298 #define RCC_PLLCFGR_PLLN_4 (0x010U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000400 */
9299 #define RCC_PLLCFGR_PLLN_5 (0x020U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000800 */
9300 #define RCC_PLLCFGR_PLLN_6 (0x040U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00001000 */
9301 #define RCC_PLLCFGR_PLLN_7 (0x080U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00002000 */
9302 #define RCC_PLLCFGR_PLLN_8 (0x100U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00004000 */
9303
9304 #define RCC_PLLCFGR_PLLP_Pos (16U)
9305 #define RCC_PLLCFGR_PLLP_Msk (0x3U << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
9306 #define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk
9307 #define RCC_PLLCFGR_PLLP_0 (0x1U << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
9308 #define RCC_PLLCFGR_PLLP_1 (0x2U << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00020000 */
9309
9310 #define RCC_PLLCFGR_PLLSRC_Pos (22U)
9311 #define RCC_PLLCFGR_PLLSRC_Msk (0x1U << RCC_PLLCFGR_PLLSRC_Pos) /*!< 0x00400000 */
9312 #define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk
9313 #define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U)
9314 #define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1U << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00400000 */
9315 #define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk
9316 #define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U
9317
9318 #define RCC_PLLCFGR_PLLQ_Pos (24U)
9319 #define RCC_PLLCFGR_PLLQ_Msk (0xFU << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x0F000000 */
9320 #define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk
9321 #define RCC_PLLCFGR_PLLQ_0 (0x1U << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x01000000 */
9322 #define RCC_PLLCFGR_PLLQ_1 (0x2U << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x02000000 */
9323 #define RCC_PLLCFGR_PLLQ_2 (0x4U << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x04000000 */
9324 #define RCC_PLLCFGR_PLLQ_3 (0x8U << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x08000000 */
9325 /*
9326 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
9327 */
9328 #define RCC_PLLR_I2S_CLKSOURCE_SUPPORT /*!< Support PLLR clock as I2S clock source */
9329
9330 #define RCC_PLLCFGR_PLLR_Pos (28U)
9331 #define RCC_PLLCFGR_PLLR_Msk (0x7U << RCC_PLLCFGR_PLLR_Pos) /*!< 0x70000000 */
9332 #define RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk
9333 #define RCC_PLLCFGR_PLLR_0 (0x1U << RCC_PLLCFGR_PLLR_Pos) /*!< 0x10000000 */
9334 #define RCC_PLLCFGR_PLLR_1 (0x2U << RCC_PLLCFGR_PLLR_Pos) /*!< 0x20000000 */
9335 #define RCC_PLLCFGR_PLLR_2 (0x4U << RCC_PLLCFGR_PLLR_Pos) /*!< 0x40000000 */
9336
9337 /******************** Bit definition for RCC_CFGR register ******************/
9338 /*!< SW configuration */
9339 #define RCC_CFGR_SW_Pos (0U)
9340 #define RCC_CFGR_SW_Msk (0x3U << RCC_CFGR_SW_Pos) /*!< 0x00000003 */
9341 #define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */
9342 #define RCC_CFGR_SW_0 (0x1U << RCC_CFGR_SW_Pos) /*!< 0x00000001 */
9343 #define RCC_CFGR_SW_1 (0x2U << RCC_CFGR_SW_Pos) /*!< 0x00000002 */
9344
9345 #define RCC_CFGR_SW_HSI 0x00000000U /*!< HSI selected as system clock */
9346 #define RCC_CFGR_SW_HSE 0x00000001U /*!< HSE selected as system clock */
9347 #define RCC_CFGR_SW_PLL 0x00000002U /*!< PLL selected as system clock */
9348
9349 /*!< SWS configuration */
9350 #define RCC_CFGR_SWS_Pos (2U)
9351 #define RCC_CFGR_SWS_Msk (0x3U << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */
9352 #define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */
9353 #define RCC_CFGR_SWS_0 (0x1U << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */
9354 #define RCC_CFGR_SWS_1 (0x2U << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */
9355
9356 #define RCC_CFGR_SWS_HSI 0x00000000U /*!< HSI oscillator used as system clock */
9357 #define RCC_CFGR_SWS_HSE 0x00000004U /*!< HSE oscillator used as system clock */
9358 #define RCC_CFGR_SWS_PLL 0x00000008U /*!< PLL used as system clock */
9359
9360 /*!< HPRE configuration */
9361 #define RCC_CFGR_HPRE_Pos (4U)
9362 #define RCC_CFGR_HPRE_Msk (0xFU << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */
9363 #define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */
9364 #define RCC_CFGR_HPRE_0 (0x1U << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */
9365 #define RCC_CFGR_HPRE_1 (0x2U << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */
9366 #define RCC_CFGR_HPRE_2 (0x4U << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */
9367 #define RCC_CFGR_HPRE_3 (0x8U << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */
9368
9369 #define RCC_CFGR_HPRE_DIV1 0x00000000U /*!< SYSCLK not divided */
9370 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided by 2 */
9371 #define RCC_CFGR_HPRE_DIV4 0x00000090U /*!< SYSCLK divided by 4 */
9372 #define RCC_CFGR_HPRE_DIV8 0x000000A0U /*!< SYSCLK divided by 8 */
9373 #define RCC_CFGR_HPRE_DIV16 0x000000B0U /*!< SYSCLK divided by 16 */
9374 #define RCC_CFGR_HPRE_DIV64 0x000000C0U /*!< SYSCLK divided by 64 */
9375 #define RCC_CFGR_HPRE_DIV128 0x000000D0U /*!< SYSCLK divided by 128 */
9376 #define RCC_CFGR_HPRE_DIV256 0x000000E0U /*!< SYSCLK divided by 256 */
9377 #define RCC_CFGR_HPRE_DIV512 0x000000F0U /*!< SYSCLK divided by 512 */
9378
9379 /*!< PPRE1 configuration */
9380 #define RCC_CFGR_PPRE1_Pos (10U)
9381 #define RCC_CFGR_PPRE1_Msk (0x7U << RCC_CFGR_PPRE1_Pos) /*!< 0x00001C00 */
9382 #define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */
9383 #define RCC_CFGR_PPRE1_0 (0x1U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */
9384 #define RCC_CFGR_PPRE1_1 (0x2U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000800 */
9385 #define RCC_CFGR_PPRE1_2 (0x4U << RCC_CFGR_PPRE1_Pos) /*!< 0x00001000 */
9386
9387 #define RCC_CFGR_PPRE1_DIV1 0x00000000U /*!< HCLK not divided */
9388 #define RCC_CFGR_PPRE1_DIV2 0x00001000U /*!< HCLK divided by 2 */
9389 #define RCC_CFGR_PPRE1_DIV4 0x00001400U /*!< HCLK divided by 4 */
9390 #define RCC_CFGR_PPRE1_DIV8 0x00001800U /*!< HCLK divided by 8 */
9391 #define RCC_CFGR_PPRE1_DIV16 0x00001C00U /*!< HCLK divided by 16 */
9392
9393 /*!< PPRE2 configuration */
9394 #define RCC_CFGR_PPRE2_Pos (13U)
9395 #define RCC_CFGR_PPRE2_Msk (0x7U << RCC_CFGR_PPRE2_Pos) /*!< 0x0000E000 */
9396 #define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */
9397 #define RCC_CFGR_PPRE2_0 (0x1U << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */
9398 #define RCC_CFGR_PPRE2_1 (0x2U << RCC_CFGR_PPRE2_Pos) /*!< 0x00004000 */
9399 #define RCC_CFGR_PPRE2_2 (0x4U << RCC_CFGR_PPRE2_Pos) /*!< 0x00008000 */
9400
9401 #define RCC_CFGR_PPRE2_DIV1 0x00000000U /*!< HCLK not divided */
9402 #define RCC_CFGR_PPRE2_DIV2 0x00008000U /*!< HCLK divided by 2 */
9403 #define RCC_CFGR_PPRE2_DIV4 0x0000A000U /*!< HCLK divided by 4 */
9404 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by 8 */
9405 #define RCC_CFGR_PPRE2_DIV16 0x0000E000U /*!< HCLK divided by 16 */
9406
9407 /*!< RTCPRE configuration */
9408 #define RCC_CFGR_RTCPRE_Pos (16U)
9409 #define RCC_CFGR_RTCPRE_Msk (0x1FU << RCC_CFGR_RTCPRE_Pos) /*!< 0x001F0000 */
9410 #define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk
9411 #define RCC_CFGR_RTCPRE_0 (0x01U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00010000 */
9412 #define RCC_CFGR_RTCPRE_1 (0x02U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00020000 */
9413 #define RCC_CFGR_RTCPRE_2 (0x04U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00040000 */
9414 #define RCC_CFGR_RTCPRE_3 (0x08U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00080000 */
9415 #define RCC_CFGR_RTCPRE_4 (0x10U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00100000 */
9416
9417 /*!< MCO1 configuration */
9418 #define RCC_CFGR_MCO1_Pos (21U)
9419 #define RCC_CFGR_MCO1_Msk (0x3U << RCC_CFGR_MCO1_Pos) /*!< 0x00600000 */
9420 #define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk
9421 #define RCC_CFGR_MCO1_0 (0x1U << RCC_CFGR_MCO1_Pos) /*!< 0x00200000 */
9422 #define RCC_CFGR_MCO1_1 (0x2U << RCC_CFGR_MCO1_Pos) /*!< 0x00400000 */
9423
9424
9425 #define RCC_CFGR_MCO1PRE_Pos (24U)
9426 #define RCC_CFGR_MCO1PRE_Msk (0x7U << RCC_CFGR_MCO1PRE_Pos) /*!< 0x07000000 */
9427 #define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk
9428 #define RCC_CFGR_MCO1PRE_0 (0x1U << RCC_CFGR_MCO1PRE_Pos) /*!< 0x01000000 */
9429 #define RCC_CFGR_MCO1PRE_1 (0x2U << RCC_CFGR_MCO1PRE_Pos) /*!< 0x02000000 */
9430 #define RCC_CFGR_MCO1PRE_2 (0x4U << RCC_CFGR_MCO1PRE_Pos) /*!< 0x04000000 */
9431
9432 #define RCC_CFGR_MCO2PRE_Pos (27U)
9433 #define RCC_CFGR_MCO2PRE_Msk (0x7U << RCC_CFGR_MCO2PRE_Pos) /*!< 0x38000000 */
9434 #define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk
9435 #define RCC_CFGR_MCO2PRE_0 (0x1U << RCC_CFGR_MCO2PRE_Pos) /*!< 0x08000000 */
9436 #define RCC_CFGR_MCO2PRE_1 (0x2U << RCC_CFGR_MCO2PRE_Pos) /*!< 0x10000000 */
9437 #define RCC_CFGR_MCO2PRE_2 (0x4U << RCC_CFGR_MCO2PRE_Pos) /*!< 0x20000000 */
9438
9439 #define RCC_CFGR_MCO2_Pos (30U)
9440 #define RCC_CFGR_MCO2_Msk (0x3U << RCC_CFGR_MCO2_Pos) /*!< 0xC0000000 */
9441 #define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk
9442 #define RCC_CFGR_MCO2_0 (0x1U << RCC_CFGR_MCO2_Pos) /*!< 0x40000000 */
9443 #define RCC_CFGR_MCO2_1 (0x2U << RCC_CFGR_MCO2_Pos) /*!< 0x80000000 */
9444
9445 /******************** Bit definition for RCC_CIR register *******************/
9446 #define RCC_CIR_LSIRDYF_Pos (0U)
9447 #define RCC_CIR_LSIRDYF_Msk (0x1U << RCC_CIR_LSIRDYF_Pos) /*!< 0x00000001 */
9448 #define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk
9449 #define RCC_CIR_LSERDYF_Pos (1U)
9450 #define RCC_CIR_LSERDYF_Msk (0x1U << RCC_CIR_LSERDYF_Pos) /*!< 0x00000002 */
9451 #define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk
9452 #define RCC_CIR_HSIRDYF_Pos (2U)
9453 #define RCC_CIR_HSIRDYF_Msk (0x1U << RCC_CIR_HSIRDYF_Pos) /*!< 0x00000004 */
9454 #define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk
9455 #define RCC_CIR_HSERDYF_Pos (3U)
9456 #define RCC_CIR_HSERDYF_Msk (0x1U << RCC_CIR_HSERDYF_Pos) /*!< 0x00000008 */
9457 #define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk
9458 #define RCC_CIR_PLLRDYF_Pos (4U)
9459 #define RCC_CIR_PLLRDYF_Msk (0x1U << RCC_CIR_PLLRDYF_Pos) /*!< 0x00000010 */
9460 #define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk
9461 #define RCC_CIR_PLLI2SRDYF_Pos (5U)
9462 #define RCC_CIR_PLLI2SRDYF_Msk (0x1U << RCC_CIR_PLLI2SRDYF_Pos) /*!< 0x00000020 */
9463 #define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk
9464
9465 #define RCC_CIR_CSSF_Pos (7U)
9466 #define RCC_CIR_CSSF_Msk (0x1U << RCC_CIR_CSSF_Pos) /*!< 0x00000080 */
9467 #define RCC_CIR_CSSF RCC_CIR_CSSF_Msk
9468 #define RCC_CIR_LSIRDYIE_Pos (8U)
9469 #define RCC_CIR_LSIRDYIE_Msk (0x1U << RCC_CIR_LSIRDYIE_Pos) /*!< 0x00000100 */
9470 #define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk
9471 #define RCC_CIR_LSERDYIE_Pos (9U)
9472 #define RCC_CIR_LSERDYIE_Msk (0x1U << RCC_CIR_LSERDYIE_Pos) /*!< 0x00000200 */
9473 #define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk
9474 #define RCC_CIR_HSIRDYIE_Pos (10U)
9475 #define RCC_CIR_HSIRDYIE_Msk (0x1U << RCC_CIR_HSIRDYIE_Pos) /*!< 0x00000400 */
9476 #define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk
9477 #define RCC_CIR_HSERDYIE_Pos (11U)
9478 #define RCC_CIR_HSERDYIE_Msk (0x1U << RCC_CIR_HSERDYIE_Pos) /*!< 0x00000800 */
9479 #define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk
9480 #define RCC_CIR_PLLRDYIE_Pos (12U)
9481 #define RCC_CIR_PLLRDYIE_Msk (0x1U << RCC_CIR_PLLRDYIE_Pos) /*!< 0x00001000 */
9482 #define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk
9483 #define RCC_CIR_PLLI2SRDYIE_Pos (13U)
9484 #define RCC_CIR_PLLI2SRDYIE_Msk (0x1U << RCC_CIR_PLLI2SRDYIE_Pos) /*!< 0x00002000 */
9485 #define RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk
9486
9487 #define RCC_CIR_LSIRDYC_Pos (16U)
9488 #define RCC_CIR_LSIRDYC_Msk (0x1U << RCC_CIR_LSIRDYC_Pos) /*!< 0x00010000 */
9489 #define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk
9490 #define RCC_CIR_LSERDYC_Pos (17U)
9491 #define RCC_CIR_LSERDYC_Msk (0x1U << RCC_CIR_LSERDYC_Pos) /*!< 0x00020000 */
9492 #define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk
9493 #define RCC_CIR_HSIRDYC_Pos (18U)
9494 #define RCC_CIR_HSIRDYC_Msk (0x1U << RCC_CIR_HSIRDYC_Pos) /*!< 0x00040000 */
9495 #define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk
9496 #define RCC_CIR_HSERDYC_Pos (19U)
9497 #define RCC_CIR_HSERDYC_Msk (0x1U << RCC_CIR_HSERDYC_Pos) /*!< 0x00080000 */
9498 #define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk
9499 #define RCC_CIR_PLLRDYC_Pos (20U)
9500 #define RCC_CIR_PLLRDYC_Msk (0x1U << RCC_CIR_PLLRDYC_Pos) /*!< 0x00100000 */
9501 #define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk
9502 #define RCC_CIR_PLLI2SRDYC_Pos (21U)
9503 #define RCC_CIR_PLLI2SRDYC_Msk (0x1U << RCC_CIR_PLLI2SRDYC_Pos) /*!< 0x00200000 */
9504 #define RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk
9505
9506 #define RCC_CIR_CSSC_Pos (23U)
9507 #define RCC_CIR_CSSC_Msk (0x1U << RCC_CIR_CSSC_Pos) /*!< 0x00800000 */
9508 #define RCC_CIR_CSSC RCC_CIR_CSSC_Msk
9509
9510 /******************** Bit definition for RCC_AHB1RSTR register **************/
9511 #define RCC_AHB1RSTR_GPIOARST_Pos (0U)
9512 #define RCC_AHB1RSTR_GPIOARST_Msk (0x1U << RCC_AHB1RSTR_GPIOARST_Pos) /*!< 0x00000001 */
9513 #define RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk
9514 #define RCC_AHB1RSTR_GPIOBRST_Pos (1U)
9515 #define RCC_AHB1RSTR_GPIOBRST_Msk (0x1U << RCC_AHB1RSTR_GPIOBRST_Pos) /*!< 0x00000002 */
9516 #define RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk
9517 #define RCC_AHB1RSTR_GPIOCRST_Pos (2U)
9518 #define RCC_AHB1RSTR_GPIOCRST_Msk (0x1U << RCC_AHB1RSTR_GPIOCRST_Pos) /*!< 0x00000004 */
9519 #define RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk
9520 #define RCC_AHB1RSTR_GPIODRST_Pos (3U)
9521 #define RCC_AHB1RSTR_GPIODRST_Msk (0x1U << RCC_AHB1RSTR_GPIODRST_Pos) /*!< 0x00000008 */
9522 #define RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk
9523 #define RCC_AHB1RSTR_GPIOERST_Pos (4U)
9524 #define RCC_AHB1RSTR_GPIOERST_Msk (0x1U << RCC_AHB1RSTR_GPIOERST_Pos) /*!< 0x00000010 */
9525 #define RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk
9526 #define RCC_AHB1RSTR_GPIOFRST_Pos (5U)
9527 #define RCC_AHB1RSTR_GPIOFRST_Msk (0x1U << RCC_AHB1RSTR_GPIOFRST_Pos) /*!< 0x00000020 */
9528 #define RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk
9529 #define RCC_AHB1RSTR_GPIOGRST_Pos (6U)
9530 #define RCC_AHB1RSTR_GPIOGRST_Msk (0x1U << RCC_AHB1RSTR_GPIOGRST_Pos) /*!< 0x00000040 */
9531 #define RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk
9532 #define RCC_AHB1RSTR_GPIOHRST_Pos (7U)
9533 #define RCC_AHB1RSTR_GPIOHRST_Msk (0x1U << RCC_AHB1RSTR_GPIOHRST_Pos) /*!< 0x00000080 */
9534 #define RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk
9535 #define RCC_AHB1RSTR_CRCRST_Pos (12U)
9536 #define RCC_AHB1RSTR_CRCRST_Msk (0x1U << RCC_AHB1RSTR_CRCRST_Pos) /*!< 0x00001000 */
9537 #define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk
9538 #define RCC_AHB1RSTR_DMA1RST_Pos (21U)
9539 #define RCC_AHB1RSTR_DMA1RST_Msk (0x1U << RCC_AHB1RSTR_DMA1RST_Pos) /*!< 0x00200000 */
9540 #define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk
9541 #define RCC_AHB1RSTR_DMA2RST_Pos (22U)
9542 #define RCC_AHB1RSTR_DMA2RST_Msk (0x1U << RCC_AHB1RSTR_DMA2RST_Pos) /*!< 0x00400000 */
9543 #define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk
9544
9545 /******************** Bit definition for RCC_AHB2RSTR register **************/
9546 #define RCC_AHB2RSTR_RNGRST_Pos (6U)
9547 #define RCC_AHB2RSTR_RNGRST_Msk (0x1U << RCC_AHB2RSTR_RNGRST_Pos) /*!< 0x00000040 */
9548 #define RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk
9549 #define RCC_AHB2RSTR_OTGFSRST_Pos (7U)
9550 #define RCC_AHB2RSTR_OTGFSRST_Msk (0x1U << RCC_AHB2RSTR_OTGFSRST_Pos) /*!< 0x00000080 */
9551 #define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk
9552 /******************** Bit definition for RCC_AHB3RSTR register **************/
9553 #define RCC_AHB3RSTR_FSMCRST_Pos (0U)
9554 #define RCC_AHB3RSTR_FSMCRST_Msk (0x1U << RCC_AHB3RSTR_FSMCRST_Pos) /*!< 0x00000001 */
9555 #define RCC_AHB3RSTR_FSMCRST RCC_AHB3RSTR_FSMCRST_Msk
9556 #define RCC_AHB3RSTR_QSPIRST_Pos (1U)
9557 #define RCC_AHB3RSTR_QSPIRST_Msk (0x1U << RCC_AHB3RSTR_QSPIRST_Pos) /*!< 0x00000002 */
9558 #define RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk
9559
9560
9561 /******************** Bit definition for RCC_APB1RSTR register **************/
9562 #define RCC_APB1RSTR_TIM2RST_Pos (0U)
9563 #define RCC_APB1RSTR_TIM2RST_Msk (0x1U << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */
9564 #define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk
9565 #define RCC_APB1RSTR_TIM3RST_Pos (1U)
9566 #define RCC_APB1RSTR_TIM3RST_Msk (0x1U << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */
9567 #define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk
9568 #define RCC_APB1RSTR_TIM4RST_Pos (2U)
9569 #define RCC_APB1RSTR_TIM4RST_Msk (0x1U << RCC_APB1RSTR_TIM4RST_Pos) /*!< 0x00000004 */
9570 #define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk
9571 #define RCC_APB1RSTR_TIM5RST_Pos (3U)
9572 #define RCC_APB1RSTR_TIM5RST_Msk (0x1U << RCC_APB1RSTR_TIM5RST_Pos) /*!< 0x00000008 */
9573 #define RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk
9574 #define RCC_APB1RSTR_TIM6RST_Pos (4U)
9575 #define RCC_APB1RSTR_TIM6RST_Msk (0x1U << RCC_APB1RSTR_TIM6RST_Pos) /*!< 0x00000010 */
9576 #define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk
9577 #define RCC_APB1RSTR_TIM7RST_Pos (5U)
9578 #define RCC_APB1RSTR_TIM7RST_Msk (0x1U << RCC_APB1RSTR_TIM7RST_Pos) /*!< 0x00000020 */
9579 #define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk
9580 #define RCC_APB1RSTR_TIM12RST_Pos (6U)
9581 #define RCC_APB1RSTR_TIM12RST_Msk (0x1U << RCC_APB1RSTR_TIM12RST_Pos) /*!< 0x00000040 */
9582 #define RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk
9583 #define RCC_APB1RSTR_TIM13RST_Pos (7U)
9584 #define RCC_APB1RSTR_TIM13RST_Msk (0x1U << RCC_APB1RSTR_TIM13RST_Pos) /*!< 0x00000080 */
9585 #define RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk
9586 #define RCC_APB1RSTR_TIM14RST_Pos (8U)
9587 #define RCC_APB1RSTR_TIM14RST_Msk (0x1U << RCC_APB1RSTR_TIM14RST_Pos) /*!< 0x00000100 */
9588 #define RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk
9589 #define RCC_APB1RSTR_WWDGRST_Pos (11U)
9590 #define RCC_APB1RSTR_WWDGRST_Msk (0x1U << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */
9591 #define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk
9592 #define RCC_APB1RSTR_SPI2RST_Pos (14U)
9593 #define RCC_APB1RSTR_SPI2RST_Msk (0x1U << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */
9594 #define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk
9595 #define RCC_APB1RSTR_SPI3RST_Pos (15U)
9596 #define RCC_APB1RSTR_SPI3RST_Msk (0x1U << RCC_APB1RSTR_SPI3RST_Pos) /*!< 0x00008000 */
9597 #define RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk
9598 #define RCC_APB1RSTR_USART2RST_Pos (17U)
9599 #define RCC_APB1RSTR_USART2RST_Msk (0x1U << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */
9600 #define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk
9601 #define RCC_APB1RSTR_USART3RST_Pos (18U)
9602 #define RCC_APB1RSTR_USART3RST_Msk (0x1U << RCC_APB1RSTR_USART3RST_Pos) /*!< 0x00040000 */
9603 #define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk
9604 #define RCC_APB1RSTR_I2C1RST_Pos (21U)
9605 #define RCC_APB1RSTR_I2C1RST_Msk (0x1U << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */
9606 #define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk
9607 #define RCC_APB1RSTR_I2C2RST_Pos (22U)
9608 #define RCC_APB1RSTR_I2C2RST_Msk (0x1U << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */
9609 #define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk
9610 #define RCC_APB1RSTR_I2C3RST_Pos (23U)
9611 #define RCC_APB1RSTR_I2C3RST_Msk (0x1U << RCC_APB1RSTR_I2C3RST_Pos) /*!< 0x00800000 */
9612 #define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk
9613 #define RCC_APB1RSTR_FMPI2C1RST_Pos (24U)
9614 #define RCC_APB1RSTR_FMPI2C1RST_Msk (0x1U << RCC_APB1RSTR_FMPI2C1RST_Pos) /*!< 0x01000000 */
9615 #define RCC_APB1RSTR_FMPI2C1RST RCC_APB1RSTR_FMPI2C1RST_Msk
9616 #define RCC_APB1RSTR_CAN1RST_Pos (25U)
9617 #define RCC_APB1RSTR_CAN1RST_Msk (0x1U << RCC_APB1RSTR_CAN1RST_Pos) /*!< 0x02000000 */
9618 #define RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk
9619 #define RCC_APB1RSTR_CAN2RST_Pos (26U)
9620 #define RCC_APB1RSTR_CAN2RST_Msk (0x1U << RCC_APB1RSTR_CAN2RST_Pos) /*!< 0x04000000 */
9621 #define RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk
9622 #define RCC_APB1RSTR_PWRRST_Pos (28U)
9623 #define RCC_APB1RSTR_PWRRST_Msk (0x1U << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */
9624 #define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk
9625
9626 /******************** Bit definition for RCC_APB2RSTR register **************/
9627 #define RCC_APB2RSTR_TIM1RST_Pos (0U)
9628 #define RCC_APB2RSTR_TIM1RST_Msk (0x1U << RCC_APB2RSTR_TIM1RST_Pos) /*!< 0x00000001 */
9629 #define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk
9630 #define RCC_APB2RSTR_TIM8RST_Pos (1U)
9631 #define RCC_APB2RSTR_TIM8RST_Msk (0x1U << RCC_APB2RSTR_TIM8RST_Pos) /*!< 0x00000002 */
9632 #define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk
9633 #define RCC_APB2RSTR_USART1RST_Pos (4U)
9634 #define RCC_APB2RSTR_USART1RST_Msk (0x1U << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00000010 */
9635 #define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk
9636 #define RCC_APB2RSTR_USART6RST_Pos (5U)
9637 #define RCC_APB2RSTR_USART6RST_Msk (0x1U << RCC_APB2RSTR_USART6RST_Pos) /*!< 0x00000020 */
9638 #define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk
9639 #define RCC_APB2RSTR_ADCRST_Pos (8U)
9640 #define RCC_APB2RSTR_ADCRST_Msk (0x1U << RCC_APB2RSTR_ADCRST_Pos) /*!< 0x00000100 */
9641 #define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk
9642 #define RCC_APB2RSTR_SDIORST_Pos (11U)
9643 #define RCC_APB2RSTR_SDIORST_Msk (0x1U << RCC_APB2RSTR_SDIORST_Pos) /*!< 0x00000800 */
9644 #define RCC_APB2RSTR_SDIORST RCC_APB2RSTR_SDIORST_Msk
9645 #define RCC_APB2RSTR_SPI1RST_Pos (12U)
9646 #define RCC_APB2RSTR_SPI1RST_Msk (0x1U << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */
9647 #define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk
9648 #define RCC_APB2RSTR_SPI4RST_Pos (13U)
9649 #define RCC_APB2RSTR_SPI4RST_Msk (0x1U << RCC_APB2RSTR_SPI4RST_Pos) /*!< 0x00002000 */
9650 #define RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk
9651 #define RCC_APB2RSTR_SYSCFGRST_Pos (14U)
9652 #define RCC_APB2RSTR_SYSCFGRST_Msk (0x1U << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00004000 */
9653 #define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk
9654 #define RCC_APB2RSTR_TIM9RST_Pos (16U)
9655 #define RCC_APB2RSTR_TIM9RST_Msk (0x1U << RCC_APB2RSTR_TIM9RST_Pos) /*!< 0x00010000 */
9656 #define RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk
9657 #define RCC_APB2RSTR_TIM10RST_Pos (17U)
9658 #define RCC_APB2RSTR_TIM10RST_Msk (0x1U << RCC_APB2RSTR_TIM10RST_Pos) /*!< 0x00020000 */
9659 #define RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk
9660 #define RCC_APB2RSTR_TIM11RST_Pos (18U)
9661 #define RCC_APB2RSTR_TIM11RST_Msk (0x1U << RCC_APB2RSTR_TIM11RST_Pos) /*!< 0x00040000 */
9662 #define RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk
9663 #define RCC_APB2RSTR_SPI5RST_Pos (20U)
9664 #define RCC_APB2RSTR_SPI5RST_Msk (0x1U << RCC_APB2RSTR_SPI5RST_Pos) /*!< 0x00100000 */
9665 #define RCC_APB2RSTR_SPI5RST RCC_APB2RSTR_SPI5RST_Msk
9666 #define RCC_APB2RSTR_DFSDM1RST_Pos (24U)
9667 #define RCC_APB2RSTR_DFSDM1RST_Msk (0x1U << RCC_APB2RSTR_DFSDM1RST_Pos) /*!< 0x01000000 */
9668 #define RCC_APB2RSTR_DFSDM1RST RCC_APB2RSTR_DFSDM1RST_Msk
9669
9670 /******************** Bit definition for RCC_AHB1ENR register ***************/
9671 #define RCC_AHB1ENR_GPIOAEN_Pos (0U)
9672 #define RCC_AHB1ENR_GPIOAEN_Msk (0x1U << RCC_AHB1ENR_GPIOAEN_Pos) /*!< 0x00000001 */
9673 #define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk
9674 #define RCC_AHB1ENR_GPIOBEN_Pos (1U)
9675 #define RCC_AHB1ENR_GPIOBEN_Msk (0x1U << RCC_AHB1ENR_GPIOBEN_Pos) /*!< 0x00000002 */
9676 #define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk
9677 #define RCC_AHB1ENR_GPIOCEN_Pos (2U)
9678 #define RCC_AHB1ENR_GPIOCEN_Msk (0x1U << RCC_AHB1ENR_GPIOCEN_Pos) /*!< 0x00000004 */
9679 #define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk
9680 #define RCC_AHB1ENR_GPIODEN_Pos (3U)
9681 #define RCC_AHB1ENR_GPIODEN_Msk (0x1U << RCC_AHB1ENR_GPIODEN_Pos) /*!< 0x00000008 */
9682 #define RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk
9683 #define RCC_AHB1ENR_GPIOEEN_Pos (4U)
9684 #define RCC_AHB1ENR_GPIOEEN_Msk (0x1U << RCC_AHB1ENR_GPIOEEN_Pos) /*!< 0x00000010 */
9685 #define RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk
9686 #define RCC_AHB1ENR_GPIOFEN_Pos (5U)
9687 #define RCC_AHB1ENR_GPIOFEN_Msk (0x1U << RCC_AHB1ENR_GPIOFEN_Pos) /*!< 0x00000020 */
9688 #define RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk
9689 #define RCC_AHB1ENR_GPIOGEN_Pos (6U)
9690 #define RCC_AHB1ENR_GPIOGEN_Msk (0x1U << RCC_AHB1ENR_GPIOGEN_Pos) /*!< 0x00000040 */
9691 #define RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk
9692 #define RCC_AHB1ENR_GPIOHEN_Pos (7U)
9693 #define RCC_AHB1ENR_GPIOHEN_Msk (0x1U << RCC_AHB1ENR_GPIOHEN_Pos) /*!< 0x00000080 */
9694 #define RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk
9695 #define RCC_AHB1ENR_CRCEN_Pos (12U)
9696 #define RCC_AHB1ENR_CRCEN_Msk (0x1U << RCC_AHB1ENR_CRCEN_Pos) /*!< 0x00001000 */
9697 #define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk
9698 #define RCC_AHB1ENR_DMA1EN_Pos (21U)
9699 #define RCC_AHB1ENR_DMA1EN_Msk (0x1U << RCC_AHB1ENR_DMA1EN_Pos) /*!< 0x00200000 */
9700 #define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk
9701 #define RCC_AHB1ENR_DMA2EN_Pos (22U)
9702 #define RCC_AHB1ENR_DMA2EN_Msk (0x1U << RCC_AHB1ENR_DMA2EN_Pos) /*!< 0x00400000 */
9703 #define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk
9704 /******************** Bit definition for RCC_AHB2ENR register ***************/
9705 /*
9706 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
9707 */
9708 #define RCC_AHB2_SUPPORT /*!< AHB2 Bus is supported */
9709
9710 #define RCC_AHB2ENR_RNGEN_Pos (6U)
9711 #define RCC_AHB2ENR_RNGEN_Msk (0x1U << RCC_AHB2ENR_RNGEN_Pos) /*!< 0x00000040 */
9712 #define RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk
9713 #define RCC_AHB2ENR_OTGFSEN_Pos (7U)
9714 #define RCC_AHB2ENR_OTGFSEN_Msk (0x1U << RCC_AHB2ENR_OTGFSEN_Pos) /*!< 0x00000080 */
9715 #define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk
9716
9717 /******************** Bit definition for RCC_AHB3ENR register ***************/
9718 /*
9719 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
9720 */
9721 #define RCC_AHB3_SUPPORT /*!< AHB3 Bus is supported */
9722
9723 #define RCC_AHB3ENR_FSMCEN_Pos (0U)
9724 #define RCC_AHB3ENR_FSMCEN_Msk (0x1U << RCC_AHB3ENR_FSMCEN_Pos) /*!< 0x00000001 */
9725 #define RCC_AHB3ENR_FSMCEN RCC_AHB3ENR_FSMCEN_Msk
9726 #define RCC_AHB3ENR_QSPIEN_Pos (1U)
9727 #define RCC_AHB3ENR_QSPIEN_Msk (0x1U << RCC_AHB3ENR_QSPIEN_Pos) /*!< 0x00000002 */
9728 #define RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk
9729
9730 /******************** Bit definition for RCC_APB1ENR register ***************/
9731 #define RCC_APB1ENR_TIM2EN_Pos (0U)
9732 #define RCC_APB1ENR_TIM2EN_Msk (0x1U << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */
9733 #define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk
9734 #define RCC_APB1ENR_TIM3EN_Pos (1U)
9735 #define RCC_APB1ENR_TIM3EN_Msk (0x1U << RCC_APB1ENR_TIM3EN_Pos) /*!< 0x00000002 */
9736 #define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk
9737 #define RCC_APB1ENR_TIM4EN_Pos (2U)
9738 #define RCC_APB1ENR_TIM4EN_Msk (0x1U << RCC_APB1ENR_TIM4EN_Pos) /*!< 0x00000004 */
9739 #define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk
9740 #define RCC_APB1ENR_TIM5EN_Pos (3U)
9741 #define RCC_APB1ENR_TIM5EN_Msk (0x1U << RCC_APB1ENR_TIM5EN_Pos) /*!< 0x00000008 */
9742 #define RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk
9743 #define RCC_APB1ENR_TIM6EN_Pos (4U)
9744 #define RCC_APB1ENR_TIM6EN_Msk (0x1U << RCC_APB1ENR_TIM6EN_Pos) /*!< 0x00000010 */
9745 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk
9746 #define RCC_APB1ENR_TIM7EN_Pos (5U)
9747 #define RCC_APB1ENR_TIM7EN_Msk (0x1U << RCC_APB1ENR_TIM7EN_Pos) /*!< 0x00000020 */
9748 #define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk
9749 #define RCC_APB1ENR_TIM12EN_Pos (6U)
9750 #define RCC_APB1ENR_TIM12EN_Msk (0x1U << RCC_APB1ENR_TIM12EN_Pos) /*!< 0x00000040 */
9751 #define RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk
9752 #define RCC_APB1ENR_TIM13EN_Pos (7U)
9753 #define RCC_APB1ENR_TIM13EN_Msk (0x1U << RCC_APB1ENR_TIM13EN_Pos) /*!< 0x00000080 */
9754 #define RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk
9755 #define RCC_APB1ENR_TIM14EN_Pos (8U)
9756 #define RCC_APB1ENR_TIM14EN_Msk (0x1U << RCC_APB1ENR_TIM14EN_Pos) /*!< 0x00000100 */
9757 #define RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk
9758 #define RCC_APB1ENR_RTCAPBEN_Pos (10U)
9759 #define RCC_APB1ENR_RTCAPBEN_Msk (0x1U << RCC_APB1ENR_RTCAPBEN_Pos) /*!< 0x00000400 */
9760 #define RCC_APB1ENR_RTCAPBEN RCC_APB1ENR_RTCAPBEN_Msk
9761 #define RCC_APB1ENR_WWDGEN_Pos (11U)
9762 #define RCC_APB1ENR_WWDGEN_Msk (0x1U << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */
9763 #define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk
9764 #define RCC_APB1ENR_SPI2EN_Pos (14U)
9765 #define RCC_APB1ENR_SPI2EN_Msk (0x1U << RCC_APB1ENR_SPI2EN_Pos) /*!< 0x00004000 */
9766 #define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk
9767 #define RCC_APB1ENR_SPI3EN_Pos (15U)
9768 #define RCC_APB1ENR_SPI3EN_Msk (0x1U << RCC_APB1ENR_SPI3EN_Pos) /*!< 0x00008000 */
9769 #define RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk
9770 #define RCC_APB1ENR_USART2EN_Pos (17U)
9771 #define RCC_APB1ENR_USART2EN_Msk (0x1U << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */
9772 #define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk
9773 #define RCC_APB1ENR_USART3EN_Pos (18U)
9774 #define RCC_APB1ENR_USART3EN_Msk (0x1U << RCC_APB1ENR_USART3EN_Pos) /*!< 0x00040000 */
9775 #define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk
9776 #define RCC_APB1ENR_I2C1EN_Pos (21U)
9777 #define RCC_APB1ENR_I2C1EN_Msk (0x1U << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */
9778 #define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk
9779 #define RCC_APB1ENR_I2C2EN_Pos (22U)
9780 #define RCC_APB1ENR_I2C2EN_Msk (0x1U << RCC_APB1ENR_I2C2EN_Pos) /*!< 0x00400000 */
9781 #define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk
9782 #define RCC_APB1ENR_I2C3EN_Pos (23U)
9783 #define RCC_APB1ENR_I2C3EN_Msk (0x1U << RCC_APB1ENR_I2C3EN_Pos) /*!< 0x00800000 */
9784 #define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk
9785 #define RCC_APB1ENR_FMPI2C1EN_Pos (24U)
9786 #define RCC_APB1ENR_FMPI2C1EN_Msk (0x1U << RCC_APB1ENR_FMPI2C1EN_Pos) /*!< 0x01000000 */
9787 #define RCC_APB1ENR_FMPI2C1EN RCC_APB1ENR_FMPI2C1EN_Msk
9788 #define RCC_APB1ENR_CAN1EN_Pos (25U)
9789 #define RCC_APB1ENR_CAN1EN_Msk (0x1U << RCC_APB1ENR_CAN1EN_Pos) /*!< 0x02000000 */
9790 #define RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk
9791 #define RCC_APB1ENR_CAN2EN_Pos (26U)
9792 #define RCC_APB1ENR_CAN2EN_Msk (0x1U << RCC_APB1ENR_CAN2EN_Pos) /*!< 0x04000000 */
9793 #define RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk
9794 #define RCC_APB1ENR_PWREN_Pos (28U)
9795 #define RCC_APB1ENR_PWREN_Msk (0x1U << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */
9796 #define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk
9797
9798 /******************** Bit definition for RCC_APB2ENR register ***************/
9799 #define RCC_APB2ENR_TIM1EN_Pos (0U)
9800 #define RCC_APB2ENR_TIM1EN_Msk (0x1U << RCC_APB2ENR_TIM1EN_Pos) /*!< 0x00000001 */
9801 #define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk
9802 #define RCC_APB2ENR_TIM8EN_Pos (1U)
9803 #define RCC_APB2ENR_TIM8EN_Msk (0x1U << RCC_APB2ENR_TIM8EN_Pos) /*!< 0x00000002 */
9804 #define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk
9805 #define RCC_APB2ENR_USART1EN_Pos (4U)
9806 #define RCC_APB2ENR_USART1EN_Msk (0x1U << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00000010 */
9807 #define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk
9808 #define RCC_APB2ENR_USART6EN_Pos (5U)
9809 #define RCC_APB2ENR_USART6EN_Msk (0x1U << RCC_APB2ENR_USART6EN_Pos) /*!< 0x00000020 */
9810 #define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk
9811 #define RCC_APB2ENR_ADC1EN_Pos (8U)
9812 #define RCC_APB2ENR_ADC1EN_Msk (0x1U << RCC_APB2ENR_ADC1EN_Pos) /*!< 0x00000100 */
9813 #define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk
9814 #define RCC_APB2ENR_SDIOEN_Pos (11U)
9815 #define RCC_APB2ENR_SDIOEN_Msk (0x1U << RCC_APB2ENR_SDIOEN_Pos) /*!< 0x00000800 */
9816 #define RCC_APB2ENR_SDIOEN RCC_APB2ENR_SDIOEN_Msk
9817 #define RCC_APB2ENR_SPI1EN_Pos (12U)
9818 #define RCC_APB2ENR_SPI1EN_Msk (0x1U << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */
9819 #define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk
9820 #define RCC_APB2ENR_SPI4EN_Pos (13U)
9821 #define RCC_APB2ENR_SPI4EN_Msk (0x1U << RCC_APB2ENR_SPI4EN_Pos) /*!< 0x00002000 */
9822 #define RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk
9823 #define RCC_APB2ENR_SYSCFGEN_Pos (14U)
9824 #define RCC_APB2ENR_SYSCFGEN_Msk (0x1U << RCC_APB2ENR_SYSCFGEN_Pos) /*!< 0x00004000 */
9825 #define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk
9826 #define RCC_APB2ENR_EXTITEN_Pos (15U)
9827 #define RCC_APB2ENR_EXTITEN_Msk (0x1U << RCC_APB2ENR_EXTITEN_Pos) /*!< 0x00008000 */
9828 #define RCC_APB2ENR_EXTITEN RCC_APB2ENR_EXTITEN_Msk
9829 #define RCC_APB2ENR_TIM9EN_Pos (16U)
9830 #define RCC_APB2ENR_TIM9EN_Msk (0x1U << RCC_APB2ENR_TIM9EN_Pos) /*!< 0x00010000 */
9831 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk
9832 #define RCC_APB2ENR_TIM10EN_Pos (17U)
9833 #define RCC_APB2ENR_TIM10EN_Msk (0x1U << RCC_APB2ENR_TIM10EN_Pos) /*!< 0x00020000 */
9834 #define RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk
9835 #define RCC_APB2ENR_TIM11EN_Pos (18U)
9836 #define RCC_APB2ENR_TIM11EN_Msk (0x1U << RCC_APB2ENR_TIM11EN_Pos) /*!< 0x00040000 */
9837 #define RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk
9838 #define RCC_APB2ENR_SPI5EN_Pos (20U)
9839 #define RCC_APB2ENR_SPI5EN_Msk (0x1U << RCC_APB2ENR_SPI5EN_Pos) /*!< 0x00100000 */
9840 #define RCC_APB2ENR_SPI5EN RCC_APB2ENR_SPI5EN_Msk
9841 #define RCC_APB2ENR_DFSDM1EN_Pos (24U)
9842 #define RCC_APB2ENR_DFSDM1EN_Msk (0x1U << RCC_APB2ENR_DFSDM1EN_Pos) /*!< 0x01000000 */
9843 #define RCC_APB2ENR_DFSDM1EN RCC_APB2ENR_DFSDM1EN_Msk
9844
9845 /******************** Bit definition for RCC_AHB1LPENR register *************/
9846 #define RCC_AHB1LPENR_GPIOALPEN_Pos (0U)
9847 #define RCC_AHB1LPENR_GPIOALPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOALPEN_Pos) /*!< 0x00000001 */
9848 #define RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk
9849 #define RCC_AHB1LPENR_GPIOBLPEN_Pos (1U)
9850 #define RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOBLPEN_Pos) /*!< 0x00000002 */
9851 #define RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk
9852 #define RCC_AHB1LPENR_GPIOCLPEN_Pos (2U)
9853 #define RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOCLPEN_Pos) /*!< 0x00000004 */
9854 #define RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk
9855 #define RCC_AHB1LPENR_GPIODLPEN_Pos (3U)
9856 #define RCC_AHB1LPENR_GPIODLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIODLPEN_Pos) /*!< 0x00000008 */
9857 #define RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk
9858 #define RCC_AHB1LPENR_GPIOELPEN_Pos (4U)
9859 #define RCC_AHB1LPENR_GPIOELPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOELPEN_Pos) /*!< 0x00000010 */
9860 #define RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk
9861 #define RCC_AHB1LPENR_GPIOFLPEN_Pos (5U)
9862 #define RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOFLPEN_Pos) /*!< 0x00000020 */
9863 #define RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk
9864 #define RCC_AHB1LPENR_GPIOGLPEN_Pos (6U)
9865 #define RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOGLPEN_Pos) /*!< 0x00000040 */
9866 #define RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk
9867 #define RCC_AHB1LPENR_GPIOHLPEN_Pos (7U)
9868 #define RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOHLPEN_Pos) /*!< 0x00000080 */
9869 #define RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk
9870 #define RCC_AHB1LPENR_CRCLPEN_Pos (12U)
9871 #define RCC_AHB1LPENR_CRCLPEN_Msk (0x1U << RCC_AHB1LPENR_CRCLPEN_Pos) /*!< 0x00001000 */
9872 #define RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk
9873 #define RCC_AHB1LPENR_FLITFLPEN_Pos (15U)
9874 #define RCC_AHB1LPENR_FLITFLPEN_Msk (0x1U << RCC_AHB1LPENR_FLITFLPEN_Pos) /*!< 0x00008000 */
9875 #define RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk
9876 #define RCC_AHB1LPENR_SRAM1LPEN_Pos (16U)
9877 #define RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1U << RCC_AHB1LPENR_SRAM1LPEN_Pos) /*!< 0x00010000 */
9878 #define RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk
9879 #define RCC_AHB1LPENR_DMA1LPEN_Pos (21U)
9880 #define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1U << RCC_AHB1LPENR_DMA1LPEN_Pos) /*!< 0x00200000 */
9881 #define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk
9882 #define RCC_AHB1LPENR_DMA2LPEN_Pos (22U)
9883 #define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1U << RCC_AHB1LPENR_DMA2LPEN_Pos) /*!< 0x00400000 */
9884 #define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk
9885
9886
9887 /******************** Bit definition for RCC_AHB2LPENR register *************/
9888 #define RCC_AHB2LPENR_RNGLPEN_Pos (6U)
9889 #define RCC_AHB2LPENR_RNGLPEN_Msk (0x1U << RCC_AHB2LPENR_RNGLPEN_Pos) /*!< 0x00000040 */
9890 #define RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk
9891 #define RCC_AHB2LPENR_OTGFSLPEN_Pos (7U)
9892 #define RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1U << RCC_AHB2LPENR_OTGFSLPEN_Pos) /*!< 0x00000080 */
9893 #define RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk
9894
9895 /******************** Bit definition for RCC_AHB3LPENR register *************/
9896 #define RCC_AHB3LPENR_FSMCLPEN_Pos (0U)
9897 #define RCC_AHB3LPENR_FSMCLPEN_Msk (0x1U << RCC_AHB3LPENR_FSMCLPEN_Pos) /*!< 0x00000001 */
9898 #define RCC_AHB3LPENR_FSMCLPEN RCC_AHB3LPENR_FSMCLPEN_Msk
9899 #define RCC_AHB3LPENR_QSPILPEN_Pos (1U)
9900 #define RCC_AHB3LPENR_QSPILPEN_Msk (0x1U << RCC_AHB3LPENR_QSPILPEN_Pos) /*!< 0x00000002 */
9901 #define RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk
9902
9903 /******************** Bit definition for RCC_APB1LPENR register *************/
9904 #define RCC_APB1LPENR_TIM2LPEN_Pos (0U)
9905 #define RCC_APB1LPENR_TIM2LPEN_Msk (0x1U << RCC_APB1LPENR_TIM2LPEN_Pos) /*!< 0x00000001 */
9906 #define RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk
9907 #define RCC_APB1LPENR_TIM3LPEN_Pos (1U)
9908 #define RCC_APB1LPENR_TIM3LPEN_Msk (0x1U << RCC_APB1LPENR_TIM3LPEN_Pos) /*!< 0x00000002 */
9909 #define RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk
9910 #define RCC_APB1LPENR_TIM4LPEN_Pos (2U)
9911 #define RCC_APB1LPENR_TIM4LPEN_Msk (0x1U << RCC_APB1LPENR_TIM4LPEN_Pos) /*!< 0x00000004 */
9912 #define RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk
9913 #define RCC_APB1LPENR_TIM5LPEN_Pos (3U)
9914 #define RCC_APB1LPENR_TIM5LPEN_Msk (0x1U << RCC_APB1LPENR_TIM5LPEN_Pos) /*!< 0x00000008 */
9915 #define RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk
9916 #define RCC_APB1LPENR_TIM6LPEN_Pos (4U)
9917 #define RCC_APB1LPENR_TIM6LPEN_Msk (0x1U << RCC_APB1LPENR_TIM6LPEN_Pos) /*!< 0x00000010 */
9918 #define RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk
9919 #define RCC_APB1LPENR_TIM7LPEN_Pos (5U)
9920 #define RCC_APB1LPENR_TIM7LPEN_Msk (0x1U << RCC_APB1LPENR_TIM7LPEN_Pos) /*!< 0x00000020 */
9921 #define RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk
9922 #define RCC_APB1LPENR_TIM12LPEN_Pos (6U)
9923 #define RCC_APB1LPENR_TIM12LPEN_Msk (0x1U << RCC_APB1LPENR_TIM12LPEN_Pos) /*!< 0x00000040 */
9924 #define RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk
9925 #define RCC_APB1LPENR_TIM13LPEN_Pos (7U)
9926 #define RCC_APB1LPENR_TIM13LPEN_Msk (0x1U << RCC_APB1LPENR_TIM13LPEN_Pos) /*!< 0x00000080 */
9927 #define RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk
9928 #define RCC_APB1LPENR_TIM14LPEN_Pos (8U)
9929 #define RCC_APB1LPENR_TIM14LPEN_Msk (0x1U << RCC_APB1LPENR_TIM14LPEN_Pos) /*!< 0x00000100 */
9930 #define RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk
9931 #define RCC_APB1LPENR_RTCAPBLPEN_Pos (10U)
9932 #define RCC_APB1LPENR_RTCAPBLPEN_Msk (0x1U << RCC_APB1LPENR_RTCAPBLPEN_Pos) /*!< 0x00000400 */
9933 #define RCC_APB1LPENR_RTCAPBLPEN RCC_APB1LPENR_RTCAPBLPEN_Msk
9934 #define RCC_APB1LPENR_WWDGLPEN_Pos (11U)
9935 #define RCC_APB1LPENR_WWDGLPEN_Msk (0x1U << RCC_APB1LPENR_WWDGLPEN_Pos) /*!< 0x00000800 */
9936 #define RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk
9937 #define RCC_APB1LPENR_SPI2LPEN_Pos (14U)
9938 #define RCC_APB1LPENR_SPI2LPEN_Msk (0x1U << RCC_APB1LPENR_SPI2LPEN_Pos) /*!< 0x00004000 */
9939 #define RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk
9940 #define RCC_APB1LPENR_SPI3LPEN_Pos (15U)
9941 #define RCC_APB1LPENR_SPI3LPEN_Msk (0x1U << RCC_APB1LPENR_SPI3LPEN_Pos) /*!< 0x00008000 */
9942 #define RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk
9943 #define RCC_APB1LPENR_USART2LPEN_Pos (17U)
9944 #define RCC_APB1LPENR_USART2LPEN_Msk (0x1U << RCC_APB1LPENR_USART2LPEN_Pos) /*!< 0x00020000 */
9945 #define RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk
9946 #define RCC_APB1LPENR_USART3LPEN_Pos (18U)
9947 #define RCC_APB1LPENR_USART3LPEN_Msk (0x1U << RCC_APB1LPENR_USART3LPEN_Pos) /*!< 0x00040000 */
9948 #define RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk
9949 #define RCC_APB1LPENR_I2C1LPEN_Pos (21U)
9950 #define RCC_APB1LPENR_I2C1LPEN_Msk (0x1U << RCC_APB1LPENR_I2C1LPEN_Pos) /*!< 0x00200000 */
9951 #define RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk
9952 #define RCC_APB1LPENR_I2C2LPEN_Pos (22U)
9953 #define RCC_APB1LPENR_I2C2LPEN_Msk (0x1U << RCC_APB1LPENR_I2C2LPEN_Pos) /*!< 0x00400000 */
9954 #define RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk
9955 #define RCC_APB1LPENR_I2C3LPEN_Pos (23U)
9956 #define RCC_APB1LPENR_I2C3LPEN_Msk (0x1U << RCC_APB1LPENR_I2C3LPEN_Pos) /*!< 0x00800000 */
9957 #define RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk
9958 #define RCC_APB1LPENR_FMPI2C1LPEN_Pos (24U)
9959 #define RCC_APB1LPENR_FMPI2C1LPEN_Msk (0x1U << RCC_APB1LPENR_FMPI2C1LPEN_Pos) /*!< 0x01000000 */
9960 #define RCC_APB1LPENR_FMPI2C1LPEN RCC_APB1LPENR_FMPI2C1LPEN_Msk
9961 #define RCC_APB1LPENR_CAN1LPEN_Pos (25U)
9962 #define RCC_APB1LPENR_CAN1LPEN_Msk (0x1U << RCC_APB1LPENR_CAN1LPEN_Pos) /*!< 0x02000000 */
9963 #define RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk
9964 #define RCC_APB1LPENR_CAN2LPEN_Pos (26U)
9965 #define RCC_APB1LPENR_CAN2LPEN_Msk (0x1U << RCC_APB1LPENR_CAN2LPEN_Pos) /*!< 0x04000000 */
9966 #define RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk
9967 #define RCC_APB1LPENR_PWRLPEN_Pos (28U)
9968 #define RCC_APB1LPENR_PWRLPEN_Msk (0x1U << RCC_APB1LPENR_PWRLPEN_Pos) /*!< 0x10000000 */
9969 #define RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk
9970
9971 /******************** Bit definition for RCC_APB2LPENR register *************/
9972 #define RCC_APB2LPENR_TIM1LPEN_Pos (0U)
9973 #define RCC_APB2LPENR_TIM1LPEN_Msk (0x1U << RCC_APB2LPENR_TIM1LPEN_Pos) /*!< 0x00000001 */
9974 #define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk
9975 #define RCC_APB2LPENR_TIM8LPEN_Pos (1U)
9976 #define RCC_APB2LPENR_TIM8LPEN_Msk (0x1U << RCC_APB2LPENR_TIM8LPEN_Pos) /*!< 0x00000002 */
9977 #define RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk
9978 #define RCC_APB2LPENR_USART1LPEN_Pos (4U)
9979 #define RCC_APB2LPENR_USART1LPEN_Msk (0x1U << RCC_APB2LPENR_USART1LPEN_Pos) /*!< 0x00000010 */
9980 #define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk
9981 #define RCC_APB2LPENR_USART6LPEN_Pos (5U)
9982 #define RCC_APB2LPENR_USART6LPEN_Msk (0x1U << RCC_APB2LPENR_USART6LPEN_Pos) /*!< 0x00000020 */
9983 #define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk
9984 #define RCC_APB2LPENR_ADC1LPEN_Pos (8U)
9985 #define RCC_APB2LPENR_ADC1LPEN_Msk (0x1U << RCC_APB2LPENR_ADC1LPEN_Pos) /*!< 0x00000100 */
9986 #define RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk
9987 #define RCC_APB2LPENR_SDIOLPEN_Pos (11U)
9988 #define RCC_APB2LPENR_SDIOLPEN_Msk (0x1U << RCC_APB2LPENR_SDIOLPEN_Pos) /*!< 0x00000800 */
9989 #define RCC_APB2LPENR_SDIOLPEN RCC_APB2LPENR_SDIOLPEN_Msk
9990 #define RCC_APB2LPENR_SPI1LPEN_Pos (12U)
9991 #define RCC_APB2LPENR_SPI1LPEN_Msk (0x1U << RCC_APB2LPENR_SPI1LPEN_Pos) /*!< 0x00001000 */
9992 #define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk
9993 #define RCC_APB2LPENR_SPI4LPEN_Pos (13U)
9994 #define RCC_APB2LPENR_SPI4LPEN_Msk (0x1U << RCC_APB2LPENR_SPI4LPEN_Pos) /*!< 0x00002000 */
9995 #define RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk
9996 #define RCC_APB2LPENR_SYSCFGLPEN_Pos (14U)
9997 #define RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1U << RCC_APB2LPENR_SYSCFGLPEN_Pos) /*!< 0x00004000 */
9998 #define RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk
9999 #define RCC_APB2LPENR_EXTITLPEN_Pos (15U)
10000 #define RCC_APB2LPENR_EXTITLPEN_Msk (0x1U << RCC_APB2LPENR_EXTITLPEN_Pos) /*!< 0x00008000 */
10001 #define RCC_APB2LPENR_EXTITLPEN RCC_APB2LPENR_EXTITLPEN_Msk
10002 #define RCC_APB2LPENR_TIM9LPEN_Pos (16U)
10003 #define RCC_APB2LPENR_TIM9LPEN_Msk (0x1U << RCC_APB2LPENR_TIM9LPEN_Pos) /*!< 0x00010000 */
10004 #define RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk
10005 #define RCC_APB2LPENR_TIM10LPEN_Pos (17U)
10006 #define RCC_APB2LPENR_TIM10LPEN_Msk (0x1U << RCC_APB2LPENR_TIM10LPEN_Pos) /*!< 0x00020000 */
10007 #define RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk
10008 #define RCC_APB2LPENR_TIM11LPEN_Pos (18U)
10009 #define RCC_APB2LPENR_TIM11LPEN_Msk (0x1U << RCC_APB2LPENR_TIM11LPEN_Pos) /*!< 0x00040000 */
10010 #define RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk
10011 #define RCC_APB2LPENR_SPI5LPEN_Pos (20U)
10012 #define RCC_APB2LPENR_SPI5LPEN_Msk (0x1U << RCC_APB2LPENR_SPI5LPEN_Pos) /*!< 0x00100000 */
10013 #define RCC_APB2LPENR_SPI5LPEN RCC_APB2LPENR_SPI5LPEN_Msk
10014 #define RCC_APB2LPENR_DFSDM1LPEN_Pos (24U)
10015 #define RCC_APB2LPENR_DFSDM1LPEN_Msk (0x1U << RCC_APB2LPENR_DFSDM1LPEN_Pos) /*!< 0x01000000 */
10016 #define RCC_APB2LPENR_DFSDM1LPEN RCC_APB2LPENR_DFSDM1LPEN_Msk
10017
10018 /******************** Bit definition for RCC_BDCR register ******************/
10019 #define RCC_BDCR_LSEON_Pos (0U)
10020 #define RCC_BDCR_LSEON_Msk (0x1U << RCC_BDCR_LSEON_Pos) /*!< 0x00000001 */
10021 #define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk
10022 #define RCC_BDCR_LSERDY_Pos (1U)
10023 #define RCC_BDCR_LSERDY_Msk (0x1U << RCC_BDCR_LSERDY_Pos) /*!< 0x00000002 */
10024 #define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk
10025 #define RCC_BDCR_LSEBYP_Pos (2U)
10026 #define RCC_BDCR_LSEBYP_Msk (0x1U << RCC_BDCR_LSEBYP_Pos) /*!< 0x00000004 */
10027 #define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk
10028 #define RCC_BDCR_LSEMOD_Pos (3U)
10029 #define RCC_BDCR_LSEMOD_Msk (0x1U << RCC_BDCR_LSEMOD_Pos) /*!< 0x00000008 */
10030 #define RCC_BDCR_LSEMOD RCC_BDCR_LSEMOD_Msk
10031
10032 #define RCC_BDCR_RTCSEL_Pos (8U)
10033 #define RCC_BDCR_RTCSEL_Msk (0x3U << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000300 */
10034 #define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk
10035 #define RCC_BDCR_RTCSEL_0 (0x1U << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000100 */
10036 #define RCC_BDCR_RTCSEL_1 (0x2U << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000200 */
10037
10038 #define RCC_BDCR_RTCEN_Pos (15U)
10039 #define RCC_BDCR_RTCEN_Msk (0x1U << RCC_BDCR_RTCEN_Pos) /*!< 0x00008000 */
10040 #define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk
10041 #define RCC_BDCR_BDRST_Pos (16U)
10042 #define RCC_BDCR_BDRST_Msk (0x1U << RCC_BDCR_BDRST_Pos) /*!< 0x00010000 */
10043 #define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk
10044
10045 /******************** Bit definition for RCC_CSR register *******************/
10046 #define RCC_CSR_LSION_Pos (0U)
10047 #define RCC_CSR_LSION_Msk (0x1U << RCC_CSR_LSION_Pos) /*!< 0x00000001 */
10048 #define RCC_CSR_LSION RCC_CSR_LSION_Msk
10049 #define RCC_CSR_LSIRDY_Pos (1U)
10050 #define RCC_CSR_LSIRDY_Msk (0x1U << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */
10051 #define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk
10052 #define RCC_CSR_RMVF_Pos (24U)
10053 #define RCC_CSR_RMVF_Msk (0x1U << RCC_CSR_RMVF_Pos) /*!< 0x01000000 */
10054 #define RCC_CSR_RMVF RCC_CSR_RMVF_Msk
10055 #define RCC_CSR_PINRSTF_Pos (26U)
10056 #define RCC_CSR_PINRSTF_Msk (0x1U << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
10057 #define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk
10058 #define RCC_CSR_PORRSTF_Pos (27U)
10059 #define RCC_CSR_PORRSTF_Msk (0x1U << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */
10060 #define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk
10061 #define RCC_CSR_SFTRSTF_Pos (28U)
10062 #define RCC_CSR_SFTRSTF_Msk (0x1U << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */
10063 #define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk
10064 #define RCC_CSR_IWDGRSTF_Pos (29U)
10065 #define RCC_CSR_IWDGRSTF_Msk (0x1U << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */
10066 #define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk
10067 #define RCC_CSR_WWDGRSTF_Pos (30U)
10068 #define RCC_CSR_WWDGRSTF_Msk (0x1U << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */
10069 #define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk
10070 #define RCC_CSR_LPWRRSTF_Pos (31U)
10071 #define RCC_CSR_LPWRRSTF_Msk (0x1U << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
10072 #define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk
10073 /* Legacy defines */
10074 #define RCC_CSR_PADRSTF RCC_CSR_PINRSTF
10075 #define RCC_CSR_WDGRSTF RCC_CSR_IWDGRSTF
10076
10077 /******************** Bit definition for RCC_SSCGR register *****************/
10078 #define RCC_SSCGR_MODPER_Pos (0U)
10079 #define RCC_SSCGR_MODPER_Msk (0x1FFFU << RCC_SSCGR_MODPER_Pos) /*!< 0x00001FFF */
10080 #define RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk
10081 #define RCC_SSCGR_INCSTEP_Pos (13U)
10082 #define RCC_SSCGR_INCSTEP_Msk (0x7FFFU << RCC_SSCGR_INCSTEP_Pos) /*!< 0x0FFFE000 */
10083 #define RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk
10084 #define RCC_SSCGR_SPREADSEL_Pos (30U)
10085 #define RCC_SSCGR_SPREADSEL_Msk (0x1U << RCC_SSCGR_SPREADSEL_Pos) /*!< 0x40000000 */
10086 #define RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk
10087 #define RCC_SSCGR_SSCGEN_Pos (31U)
10088 #define RCC_SSCGR_SSCGEN_Msk (0x1U << RCC_SSCGR_SSCGEN_Pos) /*!< 0x80000000 */
10089 #define RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk
10090
10091 /******************** Bit definition for RCC_PLLI2SCFGR register ************/
10092 #define RCC_PLLI2SCFGR_PLLI2SM_Pos (0U)
10093 #define RCC_PLLI2SCFGR_PLLI2SM_Msk (0x3FU << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x0000003F */
10094 #define RCC_PLLI2SCFGR_PLLI2SM RCC_PLLI2SCFGR_PLLI2SM_Msk
10095 #define RCC_PLLI2SCFGR_PLLI2SM_0 (0x01U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000001 */
10096 #define RCC_PLLI2SCFGR_PLLI2SM_1 (0x02U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000002 */
10097 #define RCC_PLLI2SCFGR_PLLI2SM_2 (0x04U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000004 */
10098 #define RCC_PLLI2SCFGR_PLLI2SM_3 (0x08U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000008 */
10099 #define RCC_PLLI2SCFGR_PLLI2SM_4 (0x10U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000010 */
10100 #define RCC_PLLI2SCFGR_PLLI2SM_5 (0x20U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000020 */
10101
10102 #define RCC_PLLI2SCFGR_PLLI2SN_Pos (6U)
10103 #define RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFU << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00007FC0 */
10104 #define RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk
10105 #define RCC_PLLI2SCFGR_PLLI2SN_0 (0x001U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000040 */
10106 #define RCC_PLLI2SCFGR_PLLI2SN_1 (0x002U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000080 */
10107 #define RCC_PLLI2SCFGR_PLLI2SN_2 (0x004U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000100 */
10108 #define RCC_PLLI2SCFGR_PLLI2SN_3 (0x008U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000200 */
10109 #define RCC_PLLI2SCFGR_PLLI2SN_4 (0x010U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000400 */
10110 #define RCC_PLLI2SCFGR_PLLI2SN_5 (0x020U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000800 */
10111 #define RCC_PLLI2SCFGR_PLLI2SN_6 (0x040U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00001000 */
10112 #define RCC_PLLI2SCFGR_PLLI2SN_7 (0x080U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00002000 */
10113 #define RCC_PLLI2SCFGR_PLLI2SN_8 (0x100U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00004000 */
10114
10115 #define RCC_PLLI2SCFGR_PLLI2SSRC_Pos (22U)
10116 #define RCC_PLLI2SCFGR_PLLI2SSRC_Msk (0x1U << RCC_PLLI2SCFGR_PLLI2SSRC_Pos) /*!< 0x00400000 */
10117 #define RCC_PLLI2SCFGR_PLLI2SSRC RCC_PLLI2SCFGR_PLLI2SSRC_Msk
10118 #define RCC_PLLI2SCFGR_PLLI2SQ_Pos (24U)
10119 #define RCC_PLLI2SCFGR_PLLI2SQ_Msk (0xFU << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x0F000000 */
10120 #define RCC_PLLI2SCFGR_PLLI2SQ RCC_PLLI2SCFGR_PLLI2SQ_Msk
10121 #define RCC_PLLI2SCFGR_PLLI2SQ_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x01000000 */
10122 #define RCC_PLLI2SCFGR_PLLI2SQ_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x02000000 */
10123 #define RCC_PLLI2SCFGR_PLLI2SQ_2 (0x4U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x04000000 */
10124 #define RCC_PLLI2SCFGR_PLLI2SQ_3 (0x8U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x08000000 */
10125 #define RCC_PLLI2SCFGR_PLLI2SR_Pos (28U)
10126 #define RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x70000000 */
10127 #define RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk
10128 #define RCC_PLLI2SCFGR_PLLI2SR_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x10000000 */
10129 #define RCC_PLLI2SCFGR_PLLI2SR_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x20000000 */
10130 #define RCC_PLLI2SCFGR_PLLI2SR_2 (0x4U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x40000000 */
10131
10132 /******************** Bit definition for RCC_DCKCFGR register ***************/
10133
10134 #define RCC_DCKCFGR_CKDFSDM1ASEL_Pos (15U)
10135 #define RCC_DCKCFGR_CKDFSDM1ASEL_Msk (0x1U << RCC_DCKCFGR_CKDFSDM1ASEL_Pos) /*!< 0x00008000 */
10136 #define RCC_DCKCFGR_CKDFSDM1ASEL RCC_DCKCFGR_CKDFSDM1ASEL_Msk
10137 #define RCC_DCKCFGR_TIMPRE_Pos (24U)
10138 #define RCC_DCKCFGR_TIMPRE_Msk (0x1U << RCC_DCKCFGR_TIMPRE_Pos) /*!< 0x01000000 */
10139 #define RCC_DCKCFGR_TIMPRE RCC_DCKCFGR_TIMPRE_Msk
10140 #define RCC_DCKCFGR_I2S1SRC_Pos (25U)
10141 #define RCC_DCKCFGR_I2S1SRC_Msk (0x3U << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x06000000 */
10142 #define RCC_DCKCFGR_I2S1SRC RCC_DCKCFGR_I2S1SRC_Msk
10143 #define RCC_DCKCFGR_I2S1SRC_0 (0x1U << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x02000000 */
10144 #define RCC_DCKCFGR_I2S1SRC_1 (0x2U << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x04000000 */
10145
10146 #define RCC_DCKCFGR_I2S2SRC_Pos (27U)
10147 #define RCC_DCKCFGR_I2S2SRC_Msk (0x3U << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x18000000 */
10148 #define RCC_DCKCFGR_I2S2SRC RCC_DCKCFGR_I2S2SRC_Msk
10149 #define RCC_DCKCFGR_I2S2SRC_0 (0x1U << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x08000000 */
10150 #define RCC_DCKCFGR_I2S2SRC_1 (0x2U << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x10000000 */
10151 #define RCC_DCKCFGR_CKDFSDM1SEL_Pos (31U)
10152 #define RCC_DCKCFGR_CKDFSDM1SEL_Msk (0x1U << RCC_DCKCFGR_CKDFSDM1SEL_Pos) /*!< 0x80000000 */
10153 #define RCC_DCKCFGR_CKDFSDM1SEL RCC_DCKCFGR_CKDFSDM1SEL_Msk
10154
10155 /******************** Bit definition for RCC_CKGATENR register ***************/
10156 #define RCC_CKGATENR_AHB2APB1_CKEN_Pos (0U)
10157 #define RCC_CKGATENR_AHB2APB1_CKEN_Msk (0x1U << RCC_CKGATENR_AHB2APB1_CKEN_Pos) /*!< 0x00000001 */
10158 #define RCC_CKGATENR_AHB2APB1_CKEN RCC_CKGATENR_AHB2APB1_CKEN_Msk
10159 #define RCC_CKGATENR_AHB2APB2_CKEN_Pos (1U)
10160 #define RCC_CKGATENR_AHB2APB2_CKEN_Msk (0x1U << RCC_CKGATENR_AHB2APB2_CKEN_Pos) /*!< 0x00000002 */
10161 #define RCC_CKGATENR_AHB2APB2_CKEN RCC_CKGATENR_AHB2APB2_CKEN_Msk
10162 #define RCC_CKGATENR_CM4DBG_CKEN_Pos (2U)
10163 #define RCC_CKGATENR_CM4DBG_CKEN_Msk (0x1U << RCC_CKGATENR_CM4DBG_CKEN_Pos) /*!< 0x00000004 */
10164 #define RCC_CKGATENR_CM4DBG_CKEN RCC_CKGATENR_CM4DBG_CKEN_Msk
10165 #define RCC_CKGATENR_SPARE_CKEN_Pos (3U)
10166 #define RCC_CKGATENR_SPARE_CKEN_Msk (0x1U << RCC_CKGATENR_SPARE_CKEN_Pos) /*!< 0x00000008 */
10167 #define RCC_CKGATENR_SPARE_CKEN RCC_CKGATENR_SPARE_CKEN_Msk
10168 #define RCC_CKGATENR_SRAM_CKEN_Pos (4U)
10169 #define RCC_CKGATENR_SRAM_CKEN_Msk (0x1U << RCC_CKGATENR_SRAM_CKEN_Pos) /*!< 0x00000010 */
10170 #define RCC_CKGATENR_SRAM_CKEN RCC_CKGATENR_SRAM_CKEN_Msk
10171 #define RCC_CKGATENR_FLITF_CKEN_Pos (5U)
10172 #define RCC_CKGATENR_FLITF_CKEN_Msk (0x1U << RCC_CKGATENR_FLITF_CKEN_Pos) /*!< 0x00000020 */
10173 #define RCC_CKGATENR_FLITF_CKEN RCC_CKGATENR_FLITF_CKEN_Msk
10174 #define RCC_CKGATENR_RCC_CKEN_Pos (6U)
10175 #define RCC_CKGATENR_RCC_CKEN_Msk (0x1U << RCC_CKGATENR_RCC_CKEN_Pos) /*!< 0x00000040 */
10176 #define RCC_CKGATENR_RCC_CKEN RCC_CKGATENR_RCC_CKEN_Msk
10177 #define RCC_CKGATENR_RCC_EVTCTL_Pos (7U)
10178 #define RCC_CKGATENR_RCC_EVTCTL_Msk (0x1U << RCC_CKGATENR_RCC_EVTCTL_Pos) /*!< 0x00000080 */
10179 #define RCC_CKGATENR_RCC_EVTCTL RCC_CKGATENR_RCC_EVTCTL_Msk
10180
10181 /******************** Bit definition for RCC_DCKCFGR2 register ***************/
10182 #define RCC_DCKCFGR2_FMPI2C1SEL_Pos (22U)
10183 #define RCC_DCKCFGR2_FMPI2C1SEL_Msk (0x3U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00C00000 */
10184 #define RCC_DCKCFGR2_FMPI2C1SEL RCC_DCKCFGR2_FMPI2C1SEL_Msk
10185 #define RCC_DCKCFGR2_FMPI2C1SEL_0 (0x1U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00400000 */
10186 #define RCC_DCKCFGR2_FMPI2C1SEL_1 (0x2U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00800000 */
10187 #define RCC_DCKCFGR2_CK48MSEL_Pos (27U)
10188 #define RCC_DCKCFGR2_CK48MSEL_Msk (0x1U << RCC_DCKCFGR2_CK48MSEL_Pos) /*!< 0x08000000 */
10189 #define RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_Msk
10190 #define RCC_DCKCFGR2_SDIOSEL_Pos (28U)
10191 #define RCC_DCKCFGR2_SDIOSEL_Msk (0x1U << RCC_DCKCFGR2_SDIOSEL_Pos) /*!< 0x10000000 */
10192 #define RCC_DCKCFGR2_SDIOSEL RCC_DCKCFGR2_SDIOSEL_Msk
10193
10194
10195 /******************************************************************************/
10196 /* */
10197 /* RNG */
10198 /* */
10199 /******************************************************************************/
10200 /******************** Bits definition for RNG_CR register *******************/
10201 #define RNG_CR_RNGEN_Pos (2U)
10202 #define RNG_CR_RNGEN_Msk (0x1U << RNG_CR_RNGEN_Pos) /*!< 0x00000004 */
10203 #define RNG_CR_RNGEN RNG_CR_RNGEN_Msk
10204 #define RNG_CR_IE_Pos (3U)
10205 #define RNG_CR_IE_Msk (0x1U << RNG_CR_IE_Pos) /*!< 0x00000008 */
10206 #define RNG_CR_IE RNG_CR_IE_Msk
10207
10208 /******************** Bits definition for RNG_SR register *******************/
10209 #define RNG_SR_DRDY_Pos (0U)
10210 #define RNG_SR_DRDY_Msk (0x1U << RNG_SR_DRDY_Pos) /*!< 0x00000001 */
10211 #define RNG_SR_DRDY RNG_SR_DRDY_Msk
10212 #define RNG_SR_CECS_Pos (1U)
10213 #define RNG_SR_CECS_Msk (0x1U << RNG_SR_CECS_Pos) /*!< 0x00000002 */
10214 #define RNG_SR_CECS RNG_SR_CECS_Msk
10215 #define RNG_SR_SECS_Pos (2U)
10216 #define RNG_SR_SECS_Msk (0x1U << RNG_SR_SECS_Pos) /*!< 0x00000004 */
10217 #define RNG_SR_SECS RNG_SR_SECS_Msk
10218 #define RNG_SR_CEIS_Pos (5U)
10219 #define RNG_SR_CEIS_Msk (0x1U << RNG_SR_CEIS_Pos) /*!< 0x00000020 */
10220 #define RNG_SR_CEIS RNG_SR_CEIS_Msk
10221 #define RNG_SR_SEIS_Pos (6U)
10222 #define RNG_SR_SEIS_Msk (0x1U << RNG_SR_SEIS_Pos) /*!< 0x00000040 */
10223 #define RNG_SR_SEIS RNG_SR_SEIS_Msk
10224
10225 /******************************************************************************/
10226 /* */
10227 /* Real-Time Clock (RTC) */
10228 /* */
10229 /******************************************************************************/
10230 /******************** Bits definition for RTC_TR register *******************/
10231 #define RTC_TR_PM_Pos (22U)
10232 #define RTC_TR_PM_Msk (0x1U << RTC_TR_PM_Pos) /*!< 0x00400000 */
10233 #define RTC_TR_PM RTC_TR_PM_Msk
10234 #define RTC_TR_HT_Pos (20U)
10235 #define RTC_TR_HT_Msk (0x3U << RTC_TR_HT_Pos) /*!< 0x00300000 */
10236 #define RTC_TR_HT RTC_TR_HT_Msk
10237 #define RTC_TR_HT_0 (0x1U << RTC_TR_HT_Pos) /*!< 0x00100000 */
10238 #define RTC_TR_HT_1 (0x2U << RTC_TR_HT_Pos) /*!< 0x00200000 */
10239 #define RTC_TR_HU_Pos (16U)
10240 #define RTC_TR_HU_Msk (0xFU << RTC_TR_HU_Pos) /*!< 0x000F0000 */
10241 #define RTC_TR_HU RTC_TR_HU_Msk
10242 #define RTC_TR_HU_0 (0x1U << RTC_TR_HU_Pos) /*!< 0x00010000 */
10243 #define RTC_TR_HU_1 (0x2U << RTC_TR_HU_Pos) /*!< 0x00020000 */
10244 #define RTC_TR_HU_2 (0x4U << RTC_TR_HU_Pos) /*!< 0x00040000 */
10245 #define RTC_TR_HU_3 (0x8U << RTC_TR_HU_Pos) /*!< 0x00080000 */
10246 #define RTC_TR_MNT_Pos (12U)
10247 #define RTC_TR_MNT_Msk (0x7U << RTC_TR_MNT_Pos) /*!< 0x00007000 */
10248 #define RTC_TR_MNT RTC_TR_MNT_Msk
10249 #define RTC_TR_MNT_0 (0x1U << RTC_TR_MNT_Pos) /*!< 0x00001000 */
10250 #define RTC_TR_MNT_1 (0x2U << RTC_TR_MNT_Pos) /*!< 0x00002000 */
10251 #define RTC_TR_MNT_2 (0x4U << RTC_TR_MNT_Pos) /*!< 0x00004000 */
10252 #define RTC_TR_MNU_Pos (8U)
10253 #define RTC_TR_MNU_Msk (0xFU << RTC_TR_MNU_Pos) /*!< 0x00000F00 */
10254 #define RTC_TR_MNU RTC_TR_MNU_Msk
10255 #define RTC_TR_MNU_0 (0x1U << RTC_TR_MNU_Pos) /*!< 0x00000100 */
10256 #define RTC_TR_MNU_1 (0x2U << RTC_TR_MNU_Pos) /*!< 0x00000200 */
10257 #define RTC_TR_MNU_2 (0x4U << RTC_TR_MNU_Pos) /*!< 0x00000400 */
10258 #define RTC_TR_MNU_3 (0x8U << RTC_TR_MNU_Pos) /*!< 0x00000800 */
10259 #define RTC_TR_ST_Pos (4U)
10260 #define RTC_TR_ST_Msk (0x7U << RTC_TR_ST_Pos) /*!< 0x00000070 */
10261 #define RTC_TR_ST RTC_TR_ST_Msk
10262 #define RTC_TR_ST_0 (0x1U << RTC_TR_ST_Pos) /*!< 0x00000010 */
10263 #define RTC_TR_ST_1 (0x2U << RTC_TR_ST_Pos) /*!< 0x00000020 */
10264 #define RTC_TR_ST_2 (0x4U << RTC_TR_ST_Pos) /*!< 0x00000040 */
10265 #define RTC_TR_SU_Pos (0U)
10266 #define RTC_TR_SU_Msk (0xFU << RTC_TR_SU_Pos) /*!< 0x0000000F */
10267 #define RTC_TR_SU RTC_TR_SU_Msk
10268 #define RTC_TR_SU_0 (0x1U << RTC_TR_SU_Pos) /*!< 0x00000001 */
10269 #define RTC_TR_SU_1 (0x2U << RTC_TR_SU_Pos) /*!< 0x00000002 */
10270 #define RTC_TR_SU_2 (0x4U << RTC_TR_SU_Pos) /*!< 0x00000004 */
10271 #define RTC_TR_SU_3 (0x8U << RTC_TR_SU_Pos) /*!< 0x00000008 */
10272
10273 /******************** Bits definition for RTC_DR register *******************/
10274 #define RTC_DR_YT_Pos (20U)
10275 #define RTC_DR_YT_Msk (0xFU << RTC_DR_YT_Pos) /*!< 0x00F00000 */
10276 #define RTC_DR_YT RTC_DR_YT_Msk
10277 #define RTC_DR_YT_0 (0x1U << RTC_DR_YT_Pos) /*!< 0x00100000 */
10278 #define RTC_DR_YT_1 (0x2U << RTC_DR_YT_Pos) /*!< 0x00200000 */
10279 #define RTC_DR_YT_2 (0x4U << RTC_DR_YT_Pos) /*!< 0x00400000 */
10280 #define RTC_DR_YT_3 (0x8U << RTC_DR_YT_Pos) /*!< 0x00800000 */
10281 #define RTC_DR_YU_Pos (16U)
10282 #define RTC_DR_YU_Msk (0xFU << RTC_DR_YU_Pos) /*!< 0x000F0000 */
10283 #define RTC_DR_YU RTC_DR_YU_Msk
10284 #define RTC_DR_YU_0 (0x1U << RTC_DR_YU_Pos) /*!< 0x00010000 */
10285 #define RTC_DR_YU_1 (0x2U << RTC_DR_YU_Pos) /*!< 0x00020000 */
10286 #define RTC_DR_YU_2 (0x4U << RTC_DR_YU_Pos) /*!< 0x00040000 */
10287 #define RTC_DR_YU_3 (0x8U << RTC_DR_YU_Pos) /*!< 0x00080000 */
10288 #define RTC_DR_WDU_Pos (13U)
10289 #define RTC_DR_WDU_Msk (0x7U << RTC_DR_WDU_Pos) /*!< 0x0000E000 */
10290 #define RTC_DR_WDU RTC_DR_WDU_Msk
10291 #define RTC_DR_WDU_0 (0x1U << RTC_DR_WDU_Pos) /*!< 0x00002000 */
10292 #define RTC_DR_WDU_1 (0x2U << RTC_DR_WDU_Pos) /*!< 0x00004000 */
10293 #define RTC_DR_WDU_2 (0x4U << RTC_DR_WDU_Pos) /*!< 0x00008000 */
10294 #define RTC_DR_MT_Pos (12U)
10295 #define RTC_DR_MT_Msk (0x1U << RTC_DR_MT_Pos) /*!< 0x00001000 */
10296 #define RTC_DR_MT RTC_DR_MT_Msk
10297 #define RTC_DR_MU_Pos (8U)
10298 #define RTC_DR_MU_Msk (0xFU << RTC_DR_MU_Pos) /*!< 0x00000F00 */
10299 #define RTC_DR_MU RTC_DR_MU_Msk
10300 #define RTC_DR_MU_0 (0x1U << RTC_DR_MU_Pos) /*!< 0x00000100 */
10301 #define RTC_DR_MU_1 (0x2U << RTC_DR_MU_Pos) /*!< 0x00000200 */
10302 #define RTC_DR_MU_2 (0x4U << RTC_DR_MU_Pos) /*!< 0x00000400 */
10303 #define RTC_DR_MU_3 (0x8U << RTC_DR_MU_Pos) /*!< 0x00000800 */
10304 #define RTC_DR_DT_Pos (4U)
10305 #define RTC_DR_DT_Msk (0x3U << RTC_DR_DT_Pos) /*!< 0x00000030 */
10306 #define RTC_DR_DT RTC_DR_DT_Msk
10307 #define RTC_DR_DT_0 (0x1U << RTC_DR_DT_Pos) /*!< 0x00000010 */
10308 #define RTC_DR_DT_1 (0x2U << RTC_DR_DT_Pos) /*!< 0x00000020 */
10309 #define RTC_DR_DU_Pos (0U)
10310 #define RTC_DR_DU_Msk (0xFU << RTC_DR_DU_Pos) /*!< 0x0000000F */
10311 #define RTC_DR_DU RTC_DR_DU_Msk
10312 #define RTC_DR_DU_0 (0x1U << RTC_DR_DU_Pos) /*!< 0x00000001 */
10313 #define RTC_DR_DU_1 (0x2U << RTC_DR_DU_Pos) /*!< 0x00000002 */
10314 #define RTC_DR_DU_2 (0x4U << RTC_DR_DU_Pos) /*!< 0x00000004 */
10315 #define RTC_DR_DU_3 (0x8U << RTC_DR_DU_Pos) /*!< 0x00000008 */
10316
10317 /******************** Bits definition for RTC_CR register *******************/
10318 #define RTC_CR_COE_Pos (23U)
10319 #define RTC_CR_COE_Msk (0x1U << RTC_CR_COE_Pos) /*!< 0x00800000 */
10320 #define RTC_CR_COE RTC_CR_COE_Msk
10321 #define RTC_CR_OSEL_Pos (21U)
10322 #define RTC_CR_OSEL_Msk (0x3U << RTC_CR_OSEL_Pos) /*!< 0x00600000 */
10323 #define RTC_CR_OSEL RTC_CR_OSEL_Msk
10324 #define RTC_CR_OSEL_0 (0x1U << RTC_CR_OSEL_Pos) /*!< 0x00200000 */
10325 #define RTC_CR_OSEL_1 (0x2U << RTC_CR_OSEL_Pos) /*!< 0x00400000 */
10326 #define RTC_CR_POL_Pos (20U)
10327 #define RTC_CR_POL_Msk (0x1U << RTC_CR_POL_Pos) /*!< 0x00100000 */
10328 #define RTC_CR_POL RTC_CR_POL_Msk
10329 #define RTC_CR_COSEL_Pos (19U)
10330 #define RTC_CR_COSEL_Msk (0x1U << RTC_CR_COSEL_Pos) /*!< 0x00080000 */
10331 #define RTC_CR_COSEL RTC_CR_COSEL_Msk
10332 #define RTC_CR_BKP_Pos (18U)
10333 #define RTC_CR_BKP_Msk (0x1U << RTC_CR_BKP_Pos) /*!< 0x00040000 */
10334 #define RTC_CR_BKP RTC_CR_BKP_Msk
10335 #define RTC_CR_SUB1H_Pos (17U)
10336 #define RTC_CR_SUB1H_Msk (0x1U << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */
10337 #define RTC_CR_SUB1H RTC_CR_SUB1H_Msk
10338 #define RTC_CR_ADD1H_Pos (16U)
10339 #define RTC_CR_ADD1H_Msk (0x1U << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */
10340 #define RTC_CR_ADD1H RTC_CR_ADD1H_Msk
10341 #define RTC_CR_TSIE_Pos (15U)
10342 #define RTC_CR_TSIE_Msk (0x1U << RTC_CR_TSIE_Pos) /*!< 0x00008000 */
10343 #define RTC_CR_TSIE RTC_CR_TSIE_Msk
10344 #define RTC_CR_WUTIE_Pos (14U)
10345 #define RTC_CR_WUTIE_Msk (0x1U << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */
10346 #define RTC_CR_WUTIE RTC_CR_WUTIE_Msk
10347 #define RTC_CR_ALRBIE_Pos (13U)
10348 #define RTC_CR_ALRBIE_Msk (0x1U << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */
10349 #define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk
10350 #define RTC_CR_ALRAIE_Pos (12U)
10351 #define RTC_CR_ALRAIE_Msk (0x1U << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */
10352 #define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk
10353 #define RTC_CR_TSE_Pos (11U)
10354 #define RTC_CR_TSE_Msk (0x1U << RTC_CR_TSE_Pos) /*!< 0x00000800 */
10355 #define RTC_CR_TSE RTC_CR_TSE_Msk
10356 #define RTC_CR_WUTE_Pos (10U)
10357 #define RTC_CR_WUTE_Msk (0x1U << RTC_CR_WUTE_Pos) /*!< 0x00000400 */
10358 #define RTC_CR_WUTE RTC_CR_WUTE_Msk
10359 #define RTC_CR_ALRBE_Pos (9U)
10360 #define RTC_CR_ALRBE_Msk (0x1U << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */
10361 #define RTC_CR_ALRBE RTC_CR_ALRBE_Msk
10362 #define RTC_CR_ALRAE_Pos (8U)
10363 #define RTC_CR_ALRAE_Msk (0x1U << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */
10364 #define RTC_CR_ALRAE RTC_CR_ALRAE_Msk
10365 #define RTC_CR_DCE_Pos (7U)
10366 #define RTC_CR_DCE_Msk (0x1U << RTC_CR_DCE_Pos) /*!< 0x00000080 */
10367 #define RTC_CR_DCE RTC_CR_DCE_Msk
10368 #define RTC_CR_FMT_Pos (6U)
10369 #define RTC_CR_FMT_Msk (0x1U << RTC_CR_FMT_Pos) /*!< 0x00000040 */
10370 #define RTC_CR_FMT RTC_CR_FMT_Msk
10371 #define RTC_CR_BYPSHAD_Pos (5U)
10372 #define RTC_CR_BYPSHAD_Msk (0x1U << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */
10373 #define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk
10374 #define RTC_CR_REFCKON_Pos (4U)
10375 #define RTC_CR_REFCKON_Msk (0x1U << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */
10376 #define RTC_CR_REFCKON RTC_CR_REFCKON_Msk
10377 #define RTC_CR_TSEDGE_Pos (3U)
10378 #define RTC_CR_TSEDGE_Msk (0x1U << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */
10379 #define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk
10380 #define RTC_CR_WUCKSEL_Pos (0U)
10381 #define RTC_CR_WUCKSEL_Msk (0x7U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */
10382 #define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk
10383 #define RTC_CR_WUCKSEL_0 (0x1U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */
10384 #define RTC_CR_WUCKSEL_1 (0x2U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */
10385 #define RTC_CR_WUCKSEL_2 (0x4U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */
10386
10387 /* Legacy defines */
10388 #define RTC_CR_BCK RTC_CR_BKP
10389
10390 /******************** Bits definition for RTC_ISR register ******************/
10391 #define RTC_ISR_RECALPF_Pos (16U)
10392 #define RTC_ISR_RECALPF_Msk (0x1U << RTC_ISR_RECALPF_Pos) /*!< 0x00010000 */
10393 #define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk
10394 #define RTC_ISR_TAMP1F_Pos (13U)
10395 #define RTC_ISR_TAMP1F_Msk (0x1U << RTC_ISR_TAMP1F_Pos) /*!< 0x00002000 */
10396 #define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk
10397 #define RTC_ISR_TAMP2F_Pos (14U)
10398 #define RTC_ISR_TAMP2F_Msk (0x1U << RTC_ISR_TAMP2F_Pos) /*!< 0x00004000 */
10399 #define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk
10400 #define RTC_ISR_TSOVF_Pos (12U)
10401 #define RTC_ISR_TSOVF_Msk (0x1U << RTC_ISR_TSOVF_Pos) /*!< 0x00001000 */
10402 #define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk
10403 #define RTC_ISR_TSF_Pos (11U)
10404 #define RTC_ISR_TSF_Msk (0x1U << RTC_ISR_TSF_Pos) /*!< 0x00000800 */
10405 #define RTC_ISR_TSF RTC_ISR_TSF_Msk
10406 #define RTC_ISR_WUTF_Pos (10U)
10407 #define RTC_ISR_WUTF_Msk (0x1U << RTC_ISR_WUTF_Pos) /*!< 0x00000400 */
10408 #define RTC_ISR_WUTF RTC_ISR_WUTF_Msk
10409 #define RTC_ISR_ALRBF_Pos (9U)
10410 #define RTC_ISR_ALRBF_Msk (0x1U << RTC_ISR_ALRBF_Pos) /*!< 0x00000200 */
10411 #define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk
10412 #define RTC_ISR_ALRAF_Pos (8U)
10413 #define RTC_ISR_ALRAF_Msk (0x1U << RTC_ISR_ALRAF_Pos) /*!< 0x00000100 */
10414 #define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk
10415 #define RTC_ISR_INIT_Pos (7U)
10416 #define RTC_ISR_INIT_Msk (0x1U << RTC_ISR_INIT_Pos) /*!< 0x00000080 */
10417 #define RTC_ISR_INIT RTC_ISR_INIT_Msk
10418 #define RTC_ISR_INITF_Pos (6U)
10419 #define RTC_ISR_INITF_Msk (0x1U << RTC_ISR_INITF_Pos) /*!< 0x00000040 */
10420 #define RTC_ISR_INITF RTC_ISR_INITF_Msk
10421 #define RTC_ISR_RSF_Pos (5U)
10422 #define RTC_ISR_RSF_Msk (0x1U << RTC_ISR_RSF_Pos) /*!< 0x00000020 */
10423 #define RTC_ISR_RSF RTC_ISR_RSF_Msk
10424 #define RTC_ISR_INITS_Pos (4U)
10425 #define RTC_ISR_INITS_Msk (0x1U << RTC_ISR_INITS_Pos) /*!< 0x00000010 */
10426 #define RTC_ISR_INITS RTC_ISR_INITS_Msk
10427 #define RTC_ISR_SHPF_Pos (3U)
10428 #define RTC_ISR_SHPF_Msk (0x1U << RTC_ISR_SHPF_Pos) /*!< 0x00000008 */
10429 #define RTC_ISR_SHPF RTC_ISR_SHPF_Msk
10430 #define RTC_ISR_WUTWF_Pos (2U)
10431 #define RTC_ISR_WUTWF_Msk (0x1U << RTC_ISR_WUTWF_Pos) /*!< 0x00000004 */
10432 #define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk
10433 #define RTC_ISR_ALRBWF_Pos (1U)
10434 #define RTC_ISR_ALRBWF_Msk (0x1U << RTC_ISR_ALRBWF_Pos) /*!< 0x00000002 */
10435 #define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk
10436 #define RTC_ISR_ALRAWF_Pos (0U)
10437 #define RTC_ISR_ALRAWF_Msk (0x1U << RTC_ISR_ALRAWF_Pos) /*!< 0x00000001 */
10438 #define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk
10439
10440 /******************** Bits definition for RTC_PRER register *****************/
10441 #define RTC_PRER_PREDIV_A_Pos (16U)
10442 #define RTC_PRER_PREDIV_A_Msk (0x7FU << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */
10443 #define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk
10444 #define RTC_PRER_PREDIV_S_Pos (0U)
10445 #define RTC_PRER_PREDIV_S_Msk (0x7FFFU << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */
10446 #define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk
10447
10448 /******************** Bits definition for RTC_WUTR register *****************/
10449 #define RTC_WUTR_WUT_Pos (0U)
10450 #define RTC_WUTR_WUT_Msk (0xFFFFU << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */
10451 #define RTC_WUTR_WUT RTC_WUTR_WUT_Msk
10452
10453 /******************** Bits definition for RTC_CALIBR register ***************/
10454 #define RTC_CALIBR_DCS_Pos (7U)
10455 #define RTC_CALIBR_DCS_Msk (0x1U << RTC_CALIBR_DCS_Pos) /*!< 0x00000080 */
10456 #define RTC_CALIBR_DCS RTC_CALIBR_DCS_Msk
10457 #define RTC_CALIBR_DC_Pos (0U)
10458 #define RTC_CALIBR_DC_Msk (0x1FU << RTC_CALIBR_DC_Pos) /*!< 0x0000001F */
10459 #define RTC_CALIBR_DC RTC_CALIBR_DC_Msk
10460
10461 /******************** Bits definition for RTC_ALRMAR register ***************/
10462 #define RTC_ALRMAR_MSK4_Pos (31U)
10463 #define RTC_ALRMAR_MSK4_Msk (0x1U << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */
10464 #define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk
10465 #define RTC_ALRMAR_WDSEL_Pos (30U)
10466 #define RTC_ALRMAR_WDSEL_Msk (0x1U << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */
10467 #define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk
10468 #define RTC_ALRMAR_DT_Pos (28U)
10469 #define RTC_ALRMAR_DT_Msk (0x3U << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */
10470 #define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk
10471 #define RTC_ALRMAR_DT_0 (0x1U << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */
10472 #define RTC_ALRMAR_DT_1 (0x2U << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */
10473 #define RTC_ALRMAR_DU_Pos (24U)
10474 #define RTC_ALRMAR_DU_Msk (0xFU << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */
10475 #define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk
10476 #define RTC_ALRMAR_DU_0 (0x1U << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */
10477 #define RTC_ALRMAR_DU_1 (0x2U << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */
10478 #define RTC_ALRMAR_DU_2 (0x4U << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */
10479 #define RTC_ALRMAR_DU_3 (0x8U << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */
10480 #define RTC_ALRMAR_MSK3_Pos (23U)
10481 #define RTC_ALRMAR_MSK3_Msk (0x1U << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */
10482 #define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk
10483 #define RTC_ALRMAR_PM_Pos (22U)
10484 #define RTC_ALRMAR_PM_Msk (0x1U << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */
10485 #define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk
10486 #define RTC_ALRMAR_HT_Pos (20U)
10487 #define RTC_ALRMAR_HT_Msk (0x3U << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */
10488 #define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk
10489 #define RTC_ALRMAR_HT_0 (0x1U << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */
10490 #define RTC_ALRMAR_HT_1 (0x2U << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */
10491 #define RTC_ALRMAR_HU_Pos (16U)
10492 #define RTC_ALRMAR_HU_Msk (0xFU << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */
10493 #define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk
10494 #define RTC_ALRMAR_HU_0 (0x1U << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */
10495 #define RTC_ALRMAR_HU_1 (0x2U << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */
10496 #define RTC_ALRMAR_HU_2 (0x4U << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */
10497 #define RTC_ALRMAR_HU_3 (0x8U << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */
10498 #define RTC_ALRMAR_MSK2_Pos (15U)
10499 #define RTC_ALRMAR_MSK2_Msk (0x1U << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */
10500 #define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk
10501 #define RTC_ALRMAR_MNT_Pos (12U)
10502 #define RTC_ALRMAR_MNT_Msk (0x7U << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */
10503 #define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk
10504 #define RTC_ALRMAR_MNT_0 (0x1U << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */
10505 #define RTC_ALRMAR_MNT_1 (0x2U << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */
10506 #define RTC_ALRMAR_MNT_2 (0x4U << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */
10507 #define RTC_ALRMAR_MNU_Pos (8U)
10508 #define RTC_ALRMAR_MNU_Msk (0xFU << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */
10509 #define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk
10510 #define RTC_ALRMAR_MNU_0 (0x1U << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */
10511 #define RTC_ALRMAR_MNU_1 (0x2U << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */
10512 #define RTC_ALRMAR_MNU_2 (0x4U << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */
10513 #define RTC_ALRMAR_MNU_3 (0x8U << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */
10514 #define RTC_ALRMAR_MSK1_Pos (7U)
10515 #define RTC_ALRMAR_MSK1_Msk (0x1U << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */
10516 #define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk
10517 #define RTC_ALRMAR_ST_Pos (4U)
10518 #define RTC_ALRMAR_ST_Msk (0x7U << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */
10519 #define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk
10520 #define RTC_ALRMAR_ST_0 (0x1U << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */
10521 #define RTC_ALRMAR_ST_1 (0x2U << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */
10522 #define RTC_ALRMAR_ST_2 (0x4U << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */
10523 #define RTC_ALRMAR_SU_Pos (0U)
10524 #define RTC_ALRMAR_SU_Msk (0xFU << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */
10525 #define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk
10526 #define RTC_ALRMAR_SU_0 (0x1U << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */
10527 #define RTC_ALRMAR_SU_1 (0x2U << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */
10528 #define RTC_ALRMAR_SU_2 (0x4U << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */
10529 #define RTC_ALRMAR_SU_3 (0x8U << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */
10530
10531 /******************** Bits definition for RTC_ALRMBR register ***************/
10532 #define RTC_ALRMBR_MSK4_Pos (31U)
10533 #define RTC_ALRMBR_MSK4_Msk (0x1U << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */
10534 #define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk
10535 #define RTC_ALRMBR_WDSEL_Pos (30U)
10536 #define RTC_ALRMBR_WDSEL_Msk (0x1U << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */
10537 #define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk
10538 #define RTC_ALRMBR_DT_Pos (28U)
10539 #define RTC_ALRMBR_DT_Msk (0x3U << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */
10540 #define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk
10541 #define RTC_ALRMBR_DT_0 (0x1U << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */
10542 #define RTC_ALRMBR_DT_1 (0x2U << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */
10543 #define RTC_ALRMBR_DU_Pos (24U)
10544 #define RTC_ALRMBR_DU_Msk (0xFU << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */
10545 #define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk
10546 #define RTC_ALRMBR_DU_0 (0x1U << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */
10547 #define RTC_ALRMBR_DU_1 (0x2U << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */
10548 #define RTC_ALRMBR_DU_2 (0x4U << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */
10549 #define RTC_ALRMBR_DU_3 (0x8U << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */
10550 #define RTC_ALRMBR_MSK3_Pos (23U)
10551 #define RTC_ALRMBR_MSK3_Msk (0x1U << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */
10552 #define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk
10553 #define RTC_ALRMBR_PM_Pos (22U)
10554 #define RTC_ALRMBR_PM_Msk (0x1U << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */
10555 #define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk
10556 #define RTC_ALRMBR_HT_Pos (20U)
10557 #define RTC_ALRMBR_HT_Msk (0x3U << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */
10558 #define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk
10559 #define RTC_ALRMBR_HT_0 (0x1U << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */
10560 #define RTC_ALRMBR_HT_1 (0x2U << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */
10561 #define RTC_ALRMBR_HU_Pos (16U)
10562 #define RTC_ALRMBR_HU_Msk (0xFU << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */
10563 #define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk
10564 #define RTC_ALRMBR_HU_0 (0x1U << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */
10565 #define RTC_ALRMBR_HU_1 (0x2U << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */
10566 #define RTC_ALRMBR_HU_2 (0x4U << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */
10567 #define RTC_ALRMBR_HU_3 (0x8U << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */
10568 #define RTC_ALRMBR_MSK2_Pos (15U)
10569 #define RTC_ALRMBR_MSK2_Msk (0x1U << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */
10570 #define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk
10571 #define RTC_ALRMBR_MNT_Pos (12U)
10572 #define RTC_ALRMBR_MNT_Msk (0x7U << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */
10573 #define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk
10574 #define RTC_ALRMBR_MNT_0 (0x1U << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */
10575 #define RTC_ALRMBR_MNT_1 (0x2U << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */
10576 #define RTC_ALRMBR_MNT_2 (0x4U << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */
10577 #define RTC_ALRMBR_MNU_Pos (8U)
10578 #define RTC_ALRMBR_MNU_Msk (0xFU << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */
10579 #define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk
10580 #define RTC_ALRMBR_MNU_0 (0x1U << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */
10581 #define RTC_ALRMBR_MNU_1 (0x2U << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */
10582 #define RTC_ALRMBR_MNU_2 (0x4U << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */
10583 #define RTC_ALRMBR_MNU_3 (0x8U << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */
10584 #define RTC_ALRMBR_MSK1_Pos (7U)
10585 #define RTC_ALRMBR_MSK1_Msk (0x1U << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */
10586 #define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk
10587 #define RTC_ALRMBR_ST_Pos (4U)
10588 #define RTC_ALRMBR_ST_Msk (0x7U << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */
10589 #define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk
10590 #define RTC_ALRMBR_ST_0 (0x1U << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */
10591 #define RTC_ALRMBR_ST_1 (0x2U << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */
10592 #define RTC_ALRMBR_ST_2 (0x4U << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */
10593 #define RTC_ALRMBR_SU_Pos (0U)
10594 #define RTC_ALRMBR_SU_Msk (0xFU << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */
10595 #define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk
10596 #define RTC_ALRMBR_SU_0 (0x1U << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */
10597 #define RTC_ALRMBR_SU_1 (0x2U << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */
10598 #define RTC_ALRMBR_SU_2 (0x4U << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */
10599 #define RTC_ALRMBR_SU_3 (0x8U << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */
10600
10601 /******************** Bits definition for RTC_WPR register ******************/
10602 #define RTC_WPR_KEY_Pos (0U)
10603 #define RTC_WPR_KEY_Msk (0xFFU << RTC_WPR_KEY_Pos) /*!< 0x000000FF */
10604 #define RTC_WPR_KEY RTC_WPR_KEY_Msk
10605
10606 /******************** Bits definition for RTC_SSR register ******************/
10607 #define RTC_SSR_SS_Pos (0U)
10608 #define RTC_SSR_SS_Msk (0xFFFFU << RTC_SSR_SS_Pos) /*!< 0x0000FFFF */
10609 #define RTC_SSR_SS RTC_SSR_SS_Msk
10610
10611 /******************** Bits definition for RTC_SHIFTR register ***************/
10612 #define RTC_SHIFTR_SUBFS_Pos (0U)
10613 #define RTC_SHIFTR_SUBFS_Msk (0x7FFFU << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */
10614 #define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk
10615 #define RTC_SHIFTR_ADD1S_Pos (31U)
10616 #define RTC_SHIFTR_ADD1S_Msk (0x1U << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */
10617 #define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk
10618
10619 /******************** Bits definition for RTC_TSTR register *****************/
10620 #define RTC_TSTR_PM_Pos (22U)
10621 #define RTC_TSTR_PM_Msk (0x1U << RTC_TSTR_PM_Pos) /*!< 0x00400000 */
10622 #define RTC_TSTR_PM RTC_TSTR_PM_Msk
10623 #define RTC_TSTR_HT_Pos (20U)
10624 #define RTC_TSTR_HT_Msk (0x3U << RTC_TSTR_HT_Pos) /*!< 0x00300000 */
10625 #define RTC_TSTR_HT RTC_TSTR_HT_Msk
10626 #define RTC_TSTR_HT_0 (0x1U << RTC_TSTR_HT_Pos) /*!< 0x00100000 */
10627 #define RTC_TSTR_HT_1 (0x2U << RTC_TSTR_HT_Pos) /*!< 0x00200000 */
10628 #define RTC_TSTR_HU_Pos (16U)
10629 #define RTC_TSTR_HU_Msk (0xFU << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */
10630 #define RTC_TSTR_HU RTC_TSTR_HU_Msk
10631 #define RTC_TSTR_HU_0 (0x1U << RTC_TSTR_HU_Pos) /*!< 0x00010000 */
10632 #define RTC_TSTR_HU_1 (0x2U << RTC_TSTR_HU_Pos) /*!< 0x00020000 */
10633 #define RTC_TSTR_HU_2 (0x4U << RTC_TSTR_HU_Pos) /*!< 0x00040000 */
10634 #define RTC_TSTR_HU_3 (0x8U << RTC_TSTR_HU_Pos) /*!< 0x00080000 */
10635 #define RTC_TSTR_MNT_Pos (12U)
10636 #define RTC_TSTR_MNT_Msk (0x7U << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */
10637 #define RTC_TSTR_MNT RTC_TSTR_MNT_Msk
10638 #define RTC_TSTR_MNT_0 (0x1U << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */
10639 #define RTC_TSTR_MNT_1 (0x2U << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */
10640 #define RTC_TSTR_MNT_2 (0x4U << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */
10641 #define RTC_TSTR_MNU_Pos (8U)
10642 #define RTC_TSTR_MNU_Msk (0xFU << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */
10643 #define RTC_TSTR_MNU RTC_TSTR_MNU_Msk
10644 #define RTC_TSTR_MNU_0 (0x1U << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */
10645 #define RTC_TSTR_MNU_1 (0x2U << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */
10646 #define RTC_TSTR_MNU_2 (0x4U << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */
10647 #define RTC_TSTR_MNU_3 (0x8U << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */
10648 #define RTC_TSTR_ST_Pos (4U)
10649 #define RTC_TSTR_ST_Msk (0x7U << RTC_TSTR_ST_Pos) /*!< 0x00000070 */
10650 #define RTC_TSTR_ST RTC_TSTR_ST_Msk
10651 #define RTC_TSTR_ST_0 (0x1U << RTC_TSTR_ST_Pos) /*!< 0x00000010 */
10652 #define RTC_TSTR_ST_1 (0x2U << RTC_TSTR_ST_Pos) /*!< 0x00000020 */
10653 #define RTC_TSTR_ST_2 (0x4U << RTC_TSTR_ST_Pos) /*!< 0x00000040 */
10654 #define RTC_TSTR_SU_Pos (0U)
10655 #define RTC_TSTR_SU_Msk (0xFU << RTC_TSTR_SU_Pos) /*!< 0x0000000F */
10656 #define RTC_TSTR_SU RTC_TSTR_SU_Msk
10657 #define RTC_TSTR_SU_0 (0x1U << RTC_TSTR_SU_Pos) /*!< 0x00000001 */
10658 #define RTC_TSTR_SU_1 (0x2U << RTC_TSTR_SU_Pos) /*!< 0x00000002 */
10659 #define RTC_TSTR_SU_2 (0x4U << RTC_TSTR_SU_Pos) /*!< 0x00000004 */
10660 #define RTC_TSTR_SU_3 (0x8U << RTC_TSTR_SU_Pos) /*!< 0x00000008 */
10661
10662 /******************** Bits definition for RTC_TSDR register *****************/
10663 #define RTC_TSDR_WDU_Pos (13U)
10664 #define RTC_TSDR_WDU_Msk (0x7U << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */
10665 #define RTC_TSDR_WDU RTC_TSDR_WDU_Msk
10666 #define RTC_TSDR_WDU_0 (0x1U << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */
10667 #define RTC_TSDR_WDU_1 (0x2U << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */
10668 #define RTC_TSDR_WDU_2 (0x4U << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */
10669 #define RTC_TSDR_MT_Pos (12U)
10670 #define RTC_TSDR_MT_Msk (0x1U << RTC_TSDR_MT_Pos) /*!< 0x00001000 */
10671 #define RTC_TSDR_MT RTC_TSDR_MT_Msk
10672 #define RTC_TSDR_MU_Pos (8U)
10673 #define RTC_TSDR_MU_Msk (0xFU << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */
10674 #define RTC_TSDR_MU RTC_TSDR_MU_Msk
10675 #define RTC_TSDR_MU_0 (0x1U << RTC_TSDR_MU_Pos) /*!< 0x00000100 */
10676 #define RTC_TSDR_MU_1 (0x2U << RTC_TSDR_MU_Pos) /*!< 0x00000200 */
10677 #define RTC_TSDR_MU_2 (0x4U << RTC_TSDR_MU_Pos) /*!< 0x00000400 */
10678 #define RTC_TSDR_MU_3 (0x8U << RTC_TSDR_MU_Pos) /*!< 0x00000800 */
10679 #define RTC_TSDR_DT_Pos (4U)
10680 #define RTC_TSDR_DT_Msk (0x3U << RTC_TSDR_DT_Pos) /*!< 0x00000030 */
10681 #define RTC_TSDR_DT RTC_TSDR_DT_Msk
10682 #define RTC_TSDR_DT_0 (0x1U << RTC_TSDR_DT_Pos) /*!< 0x00000010 */
10683 #define RTC_TSDR_DT_1 (0x2U << RTC_TSDR_DT_Pos) /*!< 0x00000020 */
10684 #define RTC_TSDR_DU_Pos (0U)
10685 #define RTC_TSDR_DU_Msk (0xFU << RTC_TSDR_DU_Pos) /*!< 0x0000000F */
10686 #define RTC_TSDR_DU RTC_TSDR_DU_Msk
10687 #define RTC_TSDR_DU_0 (0x1U << RTC_TSDR_DU_Pos) /*!< 0x00000001 */
10688 #define RTC_TSDR_DU_1 (0x2U << RTC_TSDR_DU_Pos) /*!< 0x00000002 */
10689 #define RTC_TSDR_DU_2 (0x4U << RTC_TSDR_DU_Pos) /*!< 0x00000004 */
10690 #define RTC_TSDR_DU_3 (0x8U << RTC_TSDR_DU_Pos) /*!< 0x00000008 */
10691
10692 /******************** Bits definition for RTC_TSSSR register ****************/
10693 #define RTC_TSSSR_SS_Pos (0U)
10694 #define RTC_TSSSR_SS_Msk (0xFFFFU << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */
10695 #define RTC_TSSSR_SS RTC_TSSSR_SS_Msk
10696
10697 /******************** Bits definition for RTC_CAL register *****************/
10698 #define RTC_CALR_CALP_Pos (15U)
10699 #define RTC_CALR_CALP_Msk (0x1U << RTC_CALR_CALP_Pos) /*!< 0x00008000 */
10700 #define RTC_CALR_CALP RTC_CALR_CALP_Msk
10701 #define RTC_CALR_CALW8_Pos (14U)
10702 #define RTC_CALR_CALW8_Msk (0x1U << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */
10703 #define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk
10704 #define RTC_CALR_CALW16_Pos (13U)
10705 #define RTC_CALR_CALW16_Msk (0x1U << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */
10706 #define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk
10707 #define RTC_CALR_CALM_Pos (0U)
10708 #define RTC_CALR_CALM_Msk (0x1FFU << RTC_CALR_CALM_Pos) /*!< 0x000001FF */
10709 #define RTC_CALR_CALM RTC_CALR_CALM_Msk
10710 #define RTC_CALR_CALM_0 (0x001U << RTC_CALR_CALM_Pos) /*!< 0x00000001 */
10711 #define RTC_CALR_CALM_1 (0x002U << RTC_CALR_CALM_Pos) /*!< 0x00000002 */
10712 #define RTC_CALR_CALM_2 (0x004U << RTC_CALR_CALM_Pos) /*!< 0x00000004 */
10713 #define RTC_CALR_CALM_3 (0x008U << RTC_CALR_CALM_Pos) /*!< 0x00000008 */
10714 #define RTC_CALR_CALM_4 (0x010U << RTC_CALR_CALM_Pos) /*!< 0x00000010 */
10715 #define RTC_CALR_CALM_5 (0x020U << RTC_CALR_CALM_Pos) /*!< 0x00000020 */
10716 #define RTC_CALR_CALM_6 (0x040U << RTC_CALR_CALM_Pos) /*!< 0x00000040 */
10717 #define RTC_CALR_CALM_7 (0x080U << RTC_CALR_CALM_Pos) /*!< 0x00000080 */
10718 #define RTC_CALR_CALM_8 (0x100U << RTC_CALR_CALM_Pos) /*!< 0x00000100 */
10719
10720 /******************** Bits definition for RTC_TAFCR register ****************/
10721 #define RTC_TAFCR_ALARMOUTTYPE_Pos (18U)
10722 #define RTC_TAFCR_ALARMOUTTYPE_Msk (0x1U << RTC_TAFCR_ALARMOUTTYPE_Pos) /*!< 0x00040000 */
10723 #define RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE_Msk
10724 #define RTC_TAFCR_TSINSEL_Pos (17U)
10725 #define RTC_TAFCR_TSINSEL_Msk (0x1U << RTC_TAFCR_TSINSEL_Pos) /*!< 0x00020000 */
10726 #define RTC_TAFCR_TSINSEL RTC_TAFCR_TSINSEL_Msk
10727 #define RTC_TAFCR_TAMP1INSEL_Pos (16U)
10728 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1U << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
10729 #define RTC_TAFCR_TAMP1INSEL RTC_TAFCR_TAMP1INSEL_Msk
10730 #define RTC_TAFCR_TAMPPUDIS_Pos (15U)
10731 #define RTC_TAFCR_TAMPPUDIS_Msk (0x1U << RTC_TAFCR_TAMPPUDIS_Pos) /*!< 0x00008000 */
10732 #define RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk
10733 #define RTC_TAFCR_TAMPPRCH_Pos (13U)
10734 #define RTC_TAFCR_TAMPPRCH_Msk (0x3U << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00006000 */
10735 #define RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk
10736 #define RTC_TAFCR_TAMPPRCH_0 (0x1U << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00002000 */
10737 #define RTC_TAFCR_TAMPPRCH_1 (0x2U << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00004000 */
10738 #define RTC_TAFCR_TAMPFLT_Pos (11U)
10739 #define RTC_TAFCR_TAMPFLT_Msk (0x3U << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001800 */
10740 #define RTC_TAFCR_TAMPFLT RTC_TAFCR_TAMPFLT_Msk
10741 #define RTC_TAFCR_TAMPFLT_0 (0x1U << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00000800 */
10742 #define RTC_TAFCR_TAMPFLT_1 (0x2U << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001000 */
10743 #define RTC_TAFCR_TAMPFREQ_Pos (8U)
10744 #define RTC_TAFCR_TAMPFREQ_Msk (0x7U << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000700 */
10745 #define RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk
10746 #define RTC_TAFCR_TAMPFREQ_0 (0x1U << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000100 */
10747 #define RTC_TAFCR_TAMPFREQ_1 (0x2U << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000200 */
10748 #define RTC_TAFCR_TAMPFREQ_2 (0x4U << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000400 */
10749 #define RTC_TAFCR_TAMPTS_Pos (7U)
10750 #define RTC_TAFCR_TAMPTS_Msk (0x1U << RTC_TAFCR_TAMPTS_Pos) /*!< 0x00000080 */
10751 #define RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk
10752 #define RTC_TAFCR_TAMP2TRG_Pos (4U)
10753 #define RTC_TAFCR_TAMP2TRG_Msk (0x1U << RTC_TAFCR_TAMP2TRG_Pos) /*!< 0x00000010 */
10754 #define RTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG_Msk
10755 #define RTC_TAFCR_TAMP2E_Pos (3U)
10756 #define RTC_TAFCR_TAMP2E_Msk (0x1U << RTC_TAFCR_TAMP2E_Pos) /*!< 0x00000008 */
10757 #define RTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E_Msk
10758 #define RTC_TAFCR_TAMPIE_Pos (2U)
10759 #define RTC_TAFCR_TAMPIE_Msk (0x1U << RTC_TAFCR_TAMPIE_Pos) /*!< 0x00000004 */
10760 #define RTC_TAFCR_TAMPIE RTC_TAFCR_TAMPIE_Msk
10761 #define RTC_TAFCR_TAMP1TRG_Pos (1U)
10762 #define RTC_TAFCR_TAMP1TRG_Msk (0x1U << RTC_TAFCR_TAMP1TRG_Pos) /*!< 0x00000002 */
10763 #define RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk
10764 #define RTC_TAFCR_TAMP1E_Pos (0U)
10765 #define RTC_TAFCR_TAMP1E_Msk (0x1U << RTC_TAFCR_TAMP1E_Pos) /*!< 0x00000001 */
10766 #define RTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E_Msk
10767
10768 /* Legacy defines */
10769 #define RTC_TAFCR_TAMPINSEL RTC_TAFCR_TAMP1INSEL
10770
10771 /******************** Bits definition for RTC_ALRMASSR register *************/
10772 #define RTC_ALRMASSR_MASKSS_Pos (24U)
10773 #define RTC_ALRMASSR_MASKSS_Msk (0xFU << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */
10774 #define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk
10775 #define RTC_ALRMASSR_MASKSS_0 (0x1U << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */
10776 #define RTC_ALRMASSR_MASKSS_1 (0x2U << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */
10777 #define RTC_ALRMASSR_MASKSS_2 (0x4U << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */
10778 #define RTC_ALRMASSR_MASKSS_3 (0x8U << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */
10779 #define RTC_ALRMASSR_SS_Pos (0U)
10780 #define RTC_ALRMASSR_SS_Msk (0x7FFFU << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */
10781 #define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk
10782
10783 /******************** Bits definition for RTC_ALRMBSSR register *************/
10784 #define RTC_ALRMBSSR_MASKSS_Pos (24U)
10785 #define RTC_ALRMBSSR_MASKSS_Msk (0xFU << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */
10786 #define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk
10787 #define RTC_ALRMBSSR_MASKSS_0 (0x1U << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */
10788 #define RTC_ALRMBSSR_MASKSS_1 (0x2U << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */
10789 #define RTC_ALRMBSSR_MASKSS_2 (0x4U << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */
10790 #define RTC_ALRMBSSR_MASKSS_3 (0x8U << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */
10791 #define RTC_ALRMBSSR_SS_Pos (0U)
10792 #define RTC_ALRMBSSR_SS_Msk (0x7FFFU << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */
10793 #define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk
10794
10795 /******************** Bits definition for RTC_BKP0R register ****************/
10796 #define RTC_BKP0R_Pos (0U)
10797 #define RTC_BKP0R_Msk (0xFFFFFFFFU << RTC_BKP0R_Pos) /*!< 0xFFFFFFFF */
10798 #define RTC_BKP0R RTC_BKP0R_Msk
10799
10800 /******************** Bits definition for RTC_BKP1R register ****************/
10801 #define RTC_BKP1R_Pos (0U)
10802 #define RTC_BKP1R_Msk (0xFFFFFFFFU << RTC_BKP1R_Pos) /*!< 0xFFFFFFFF */
10803 #define RTC_BKP1R RTC_BKP1R_Msk
10804
10805 /******************** Bits definition for RTC_BKP2R register ****************/
10806 #define RTC_BKP2R_Pos (0U)
10807 #define RTC_BKP2R_Msk (0xFFFFFFFFU << RTC_BKP2R_Pos) /*!< 0xFFFFFFFF */
10808 #define RTC_BKP2R RTC_BKP2R_Msk
10809
10810 /******************** Bits definition for RTC_BKP3R register ****************/
10811 #define RTC_BKP3R_Pos (0U)
10812 #define RTC_BKP3R_Msk (0xFFFFFFFFU << RTC_BKP3R_Pos) /*!< 0xFFFFFFFF */
10813 #define RTC_BKP3R RTC_BKP3R_Msk
10814
10815 /******************** Bits definition for RTC_BKP4R register ****************/
10816 #define RTC_BKP4R_Pos (0U)
10817 #define RTC_BKP4R_Msk (0xFFFFFFFFU << RTC_BKP4R_Pos) /*!< 0xFFFFFFFF */
10818 #define RTC_BKP4R RTC_BKP4R_Msk
10819
10820 /******************** Bits definition for RTC_BKP5R register ****************/
10821 #define RTC_BKP5R_Pos (0U)
10822 #define RTC_BKP5R_Msk (0xFFFFFFFFU << RTC_BKP5R_Pos) /*!< 0xFFFFFFFF */
10823 #define RTC_BKP5R RTC_BKP5R_Msk
10824
10825 /******************** Bits definition for RTC_BKP6R register ****************/
10826 #define RTC_BKP6R_Pos (0U)
10827 #define RTC_BKP6R_Msk (0xFFFFFFFFU << RTC_BKP6R_Pos) /*!< 0xFFFFFFFF */
10828 #define RTC_BKP6R RTC_BKP6R_Msk
10829
10830 /******************** Bits definition for RTC_BKP7R register ****************/
10831 #define RTC_BKP7R_Pos (0U)
10832 #define RTC_BKP7R_Msk (0xFFFFFFFFU << RTC_BKP7R_Pos) /*!< 0xFFFFFFFF */
10833 #define RTC_BKP7R RTC_BKP7R_Msk
10834
10835 /******************** Bits definition for RTC_BKP8R register ****************/
10836 #define RTC_BKP8R_Pos (0U)
10837 #define RTC_BKP8R_Msk (0xFFFFFFFFU << RTC_BKP8R_Pos) /*!< 0xFFFFFFFF */
10838 #define RTC_BKP8R RTC_BKP8R_Msk
10839
10840 /******************** Bits definition for RTC_BKP9R register ****************/
10841 #define RTC_BKP9R_Pos (0U)
10842 #define RTC_BKP9R_Msk (0xFFFFFFFFU << RTC_BKP9R_Pos) /*!< 0xFFFFFFFF */
10843 #define RTC_BKP9R RTC_BKP9R_Msk
10844
10845 /******************** Bits definition for RTC_BKP10R register ***************/
10846 #define RTC_BKP10R_Pos (0U)
10847 #define RTC_BKP10R_Msk (0xFFFFFFFFU << RTC_BKP10R_Pos) /*!< 0xFFFFFFFF */
10848 #define RTC_BKP10R RTC_BKP10R_Msk
10849
10850 /******************** Bits definition for RTC_BKP11R register ***************/
10851 #define RTC_BKP11R_Pos (0U)
10852 #define RTC_BKP11R_Msk (0xFFFFFFFFU << RTC_BKP11R_Pos) /*!< 0xFFFFFFFF */
10853 #define RTC_BKP11R RTC_BKP11R_Msk
10854
10855 /******************** Bits definition for RTC_BKP12R register ***************/
10856 #define RTC_BKP12R_Pos (0U)
10857 #define RTC_BKP12R_Msk (0xFFFFFFFFU << RTC_BKP12R_Pos) /*!< 0xFFFFFFFF */
10858 #define RTC_BKP12R RTC_BKP12R_Msk
10859
10860 /******************** Bits definition for RTC_BKP13R register ***************/
10861 #define RTC_BKP13R_Pos (0U)
10862 #define RTC_BKP13R_Msk (0xFFFFFFFFU << RTC_BKP13R_Pos) /*!< 0xFFFFFFFF */
10863 #define RTC_BKP13R RTC_BKP13R_Msk
10864
10865 /******************** Bits definition for RTC_BKP14R register ***************/
10866 #define RTC_BKP14R_Pos (0U)
10867 #define RTC_BKP14R_Msk (0xFFFFFFFFU << RTC_BKP14R_Pos) /*!< 0xFFFFFFFF */
10868 #define RTC_BKP14R RTC_BKP14R_Msk
10869
10870 /******************** Bits definition for RTC_BKP15R register ***************/
10871 #define RTC_BKP15R_Pos (0U)
10872 #define RTC_BKP15R_Msk (0xFFFFFFFFU << RTC_BKP15R_Pos) /*!< 0xFFFFFFFF */
10873 #define RTC_BKP15R RTC_BKP15R_Msk
10874
10875 /******************** Bits definition for RTC_BKP16R register ***************/
10876 #define RTC_BKP16R_Pos (0U)
10877 #define RTC_BKP16R_Msk (0xFFFFFFFFU << RTC_BKP16R_Pos) /*!< 0xFFFFFFFF */
10878 #define RTC_BKP16R RTC_BKP16R_Msk
10879
10880 /******************** Bits definition for RTC_BKP17R register ***************/
10881 #define RTC_BKP17R_Pos (0U)
10882 #define RTC_BKP17R_Msk (0xFFFFFFFFU << RTC_BKP17R_Pos) /*!< 0xFFFFFFFF */
10883 #define RTC_BKP17R RTC_BKP17R_Msk
10884
10885 /******************** Bits definition for RTC_BKP18R register ***************/
10886 #define RTC_BKP18R_Pos (0U)
10887 #define RTC_BKP18R_Msk (0xFFFFFFFFU << RTC_BKP18R_Pos) /*!< 0xFFFFFFFF */
10888 #define RTC_BKP18R RTC_BKP18R_Msk
10889
10890 /******************** Bits definition for RTC_BKP19R register ***************/
10891 #define RTC_BKP19R_Pos (0U)
10892 #define RTC_BKP19R_Msk (0xFFFFFFFFU << RTC_BKP19R_Pos) /*!< 0xFFFFFFFF */
10893 #define RTC_BKP19R RTC_BKP19R_Msk
10894
10895 /******************** Number of backup registers ******************************/
10896 #define RTC_BKP_NUMBER 0x000000014U
10897
10898
10899 /******************************************************************************/
10900 /* */
10901 /* SD host Interface */
10902 /* */
10903 /******************************************************************************/
10904 /****************** Bit definition for SDIO_POWER register ******************/
10905 #define SDIO_POWER_PWRCTRL_Pos (0U)
10906 #define SDIO_POWER_PWRCTRL_Msk (0x3U << SDIO_POWER_PWRCTRL_Pos) /*!< 0x00000003 */
10907 #define SDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk /*!<PWRCTRL[1:0] bits (Power supply control bits) */
10908 #define SDIO_POWER_PWRCTRL_0 (0x1U << SDIO_POWER_PWRCTRL_Pos) /*!< 0x01 */
10909 #define SDIO_POWER_PWRCTRL_1 (0x2U << SDIO_POWER_PWRCTRL_Pos) /*!< 0x02 */
10910
10911 /****************** Bit definition for SDIO_CLKCR register ******************/
10912 #define SDIO_CLKCR_CLKDIV_Pos (0U)
10913 #define SDIO_CLKCR_CLKDIV_Msk (0xFFU << SDIO_CLKCR_CLKDIV_Pos) /*!< 0x000000FF */
10914 #define SDIO_CLKCR_CLKDIV SDIO_CLKCR_CLKDIV_Msk /*!<Clock divide factor */
10915 #define SDIO_CLKCR_CLKEN_Pos (8U)
10916 #define SDIO_CLKCR_CLKEN_Msk (0x1U << SDIO_CLKCR_CLKEN_Pos) /*!< 0x00000100 */
10917 #define SDIO_CLKCR_CLKEN SDIO_CLKCR_CLKEN_Msk /*!<Clock enable bit */
10918 #define SDIO_CLKCR_PWRSAV_Pos (9U)
10919 #define SDIO_CLKCR_PWRSAV_Msk (0x1U << SDIO_CLKCR_PWRSAV_Pos) /*!< 0x00000200 */
10920 #define SDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk /*!<Power saving configuration bit */
10921 #define SDIO_CLKCR_BYPASS_Pos (10U)
10922 #define SDIO_CLKCR_BYPASS_Msk (0x1U << SDIO_CLKCR_BYPASS_Pos) /*!< 0x00000400 */
10923 #define SDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk /*!<Clock divider bypass enable bit */
10924
10925 #define SDIO_CLKCR_WIDBUS_Pos (11U)
10926 #define SDIO_CLKCR_WIDBUS_Msk (0x3U << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x00001800 */
10927 #define SDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
10928 #define SDIO_CLKCR_WIDBUS_0 (0x1U << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x0800 */
10929 #define SDIO_CLKCR_WIDBUS_1 (0x2U << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x1000 */
10930
10931 #define SDIO_CLKCR_NEGEDGE_Pos (13U)
10932 #define SDIO_CLKCR_NEGEDGE_Msk (0x1U << SDIO_CLKCR_NEGEDGE_Pos) /*!< 0x00002000 */
10933 #define SDIO_CLKCR_NEGEDGE SDIO_CLKCR_NEGEDGE_Msk /*!<SDIO_CK dephasing selection bit */
10934 #define SDIO_CLKCR_HWFC_EN_Pos (14U)
10935 #define SDIO_CLKCR_HWFC_EN_Msk (0x1U << SDIO_CLKCR_HWFC_EN_Pos) /*!< 0x00004000 */
10936 #define SDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk /*!<HW Flow Control enable */
10937
10938 /******************* Bit definition for SDIO_ARG register *******************/
10939 #define SDIO_ARG_CMDARG_Pos (0U)
10940 #define SDIO_ARG_CMDARG_Msk (0xFFFFFFFFU << SDIO_ARG_CMDARG_Pos) /*!< 0xFFFFFFFF */
10941 #define SDIO_ARG_CMDARG SDIO_ARG_CMDARG_Msk /*!<Command argument */
10942
10943 /******************* Bit definition for SDIO_CMD register *******************/
10944 #define SDIO_CMD_CMDINDEX_Pos (0U)
10945 #define SDIO_CMD_CMDINDEX_Msk (0x3FU << SDIO_CMD_CMDINDEX_Pos) /*!< 0x0000003F */
10946 #define SDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk /*!<Command Index */
10947
10948 #define SDIO_CMD_WAITRESP_Pos (6U)
10949 #define SDIO_CMD_WAITRESP_Msk (0x3U << SDIO_CMD_WAITRESP_Pos) /*!< 0x000000C0 */
10950 #define SDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk /*!<WAITRESP[1:0] bits (Wait for response bits) */
10951 #define SDIO_CMD_WAITRESP_0 (0x1U << SDIO_CMD_WAITRESP_Pos) /*!< 0x0040 */
10952 #define SDIO_CMD_WAITRESP_1 (0x2U << SDIO_CMD_WAITRESP_Pos) /*!< 0x0080 */
10953
10954 #define SDIO_CMD_WAITINT_Pos (8U)
10955 #define SDIO_CMD_WAITINT_Msk (0x1U << SDIO_CMD_WAITINT_Pos) /*!< 0x00000100 */
10956 #define SDIO_CMD_WAITINT SDIO_CMD_WAITINT_Msk /*!<CPSM Waits for Interrupt Request */
10957 #define SDIO_CMD_WAITPEND_Pos (9U)
10958 #define SDIO_CMD_WAITPEND_Msk (0x1U << SDIO_CMD_WAITPEND_Pos) /*!< 0x00000200 */
10959 #define SDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
10960 #define SDIO_CMD_CPSMEN_Pos (10U)
10961 #define SDIO_CMD_CPSMEN_Msk (0x1U << SDIO_CMD_CPSMEN_Pos) /*!< 0x00000400 */
10962 #define SDIO_CMD_CPSMEN SDIO_CMD_CPSMEN_Msk /*!<Command path state machine (CPSM) Enable bit */
10963 #define SDIO_CMD_SDIOSUSPEND_Pos (11U)
10964 #define SDIO_CMD_SDIOSUSPEND_Msk (0x1U << SDIO_CMD_SDIOSUSPEND_Pos) /*!< 0x00000800 */
10965 #define SDIO_CMD_SDIOSUSPEND SDIO_CMD_SDIOSUSPEND_Msk /*!<SD I/O suspend command */
10966
10967 /***************** Bit definition for SDIO_RESPCMD register *****************/
10968 #define SDIO_RESPCMD_RESPCMD_Pos (0U)
10969 #define SDIO_RESPCMD_RESPCMD_Msk (0x3FU << SDIO_RESPCMD_RESPCMD_Pos) /*!< 0x0000003F */
10970 #define SDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk /*!<Response command index */
10971
10972 /****************** Bit definition for SDIO_RESP0 register ******************/
10973 #define SDIO_RESP0_CARDSTATUS0_Pos (0U)
10974 #define SDIO_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFU << SDIO_RESP0_CARDSTATUS0_Pos) /*!< 0xFFFFFFFF */
10975 #define SDIO_RESP0_CARDSTATUS0 SDIO_RESP0_CARDSTATUS0_Msk /*!<Card Status */
10976
10977 /****************** Bit definition for SDIO_RESP1 register ******************/
10978 #define SDIO_RESP1_CARDSTATUS1_Pos (0U)
10979 #define SDIO_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFU << SDIO_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */
10980 #define SDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk /*!<Card Status */
10981
10982 /****************** Bit definition for SDIO_RESP2 register ******************/
10983 #define SDIO_RESP2_CARDSTATUS2_Pos (0U)
10984 #define SDIO_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFU << SDIO_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */
10985 #define SDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk /*!<Card Status */
10986
10987 /****************** Bit definition for SDIO_RESP3 register ******************/
10988 #define SDIO_RESP3_CARDSTATUS3_Pos (0U)
10989 #define SDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFU << SDIO_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */
10990 #define SDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk /*!<Card Status */
10991
10992 /****************** Bit definition for SDIO_RESP4 register ******************/
10993 #define SDIO_RESP4_CARDSTATUS4_Pos (0U)
10994 #define SDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFU << SDIO_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */
10995 #define SDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk /*!<Card Status */
10996
10997 /****************** Bit definition for SDIO_DTIMER register *****************/
10998 #define SDIO_DTIMER_DATATIME_Pos (0U)
10999 #define SDIO_DTIMER_DATATIME_Msk (0xFFFFFFFFU << SDIO_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */
11000 #define SDIO_DTIMER_DATATIME SDIO_DTIMER_DATATIME_Msk /*!<Data timeout period. */
11001
11002 /****************** Bit definition for SDIO_DLEN register *******************/
11003 #define SDIO_DLEN_DATALENGTH_Pos (0U)
11004 #define SDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFU << SDIO_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */
11005 #define SDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk /*!<Data length value */
11006
11007 /****************** Bit definition for SDIO_DCTRL register ******************/
11008 #define SDIO_DCTRL_DTEN_Pos (0U)
11009 #define SDIO_DCTRL_DTEN_Msk (0x1U << SDIO_DCTRL_DTEN_Pos) /*!< 0x00000001 */
11010 #define SDIO_DCTRL_DTEN SDIO_DCTRL_DTEN_Msk /*!<Data transfer enabled bit */
11011 #define SDIO_DCTRL_DTDIR_Pos (1U)
11012 #define SDIO_DCTRL_DTDIR_Msk (0x1U << SDIO_DCTRL_DTDIR_Pos) /*!< 0x00000002 */
11013 #define SDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk /*!<Data transfer direction selection */
11014 #define SDIO_DCTRL_DTMODE_Pos (2U)
11015 #define SDIO_DCTRL_DTMODE_Msk (0x1U << SDIO_DCTRL_DTMODE_Pos) /*!< 0x00000004 */
11016 #define SDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk /*!<Data transfer mode selection */
11017 #define SDIO_DCTRL_DMAEN_Pos (3U)
11018 #define SDIO_DCTRL_DMAEN_Msk (0x1U << SDIO_DCTRL_DMAEN_Pos) /*!< 0x00000008 */
11019 #define SDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk /*!<DMA enabled bit */
11020
11021 #define SDIO_DCTRL_DBLOCKSIZE_Pos (4U)
11022 #define SDIO_DCTRL_DBLOCKSIZE_Msk (0xFU << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x000000F0 */
11023 #define SDIO_DCTRL_DBLOCKSIZE SDIO_DCTRL_DBLOCKSIZE_Msk /*!<DBLOCKSIZE[3:0] bits (Data block size) */
11024 #define SDIO_DCTRL_DBLOCKSIZE_0 (0x1U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0010 */
11025 #define SDIO_DCTRL_DBLOCKSIZE_1 (0x2U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0020 */
11026 #define SDIO_DCTRL_DBLOCKSIZE_2 (0x4U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0040 */
11027 #define SDIO_DCTRL_DBLOCKSIZE_3 (0x8U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0080 */
11028
11029 #define SDIO_DCTRL_RWSTART_Pos (8U)
11030 #define SDIO_DCTRL_RWSTART_Msk (0x1U << SDIO_DCTRL_RWSTART_Pos) /*!< 0x00000100 */
11031 #define SDIO_DCTRL_RWSTART SDIO_DCTRL_RWSTART_Msk /*!<Read wait start */
11032 #define SDIO_DCTRL_RWSTOP_Pos (9U)
11033 #define SDIO_DCTRL_RWSTOP_Msk (0x1U << SDIO_DCTRL_RWSTOP_Pos) /*!< 0x00000200 */
11034 #define SDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk /*!<Read wait stop */
11035 #define SDIO_DCTRL_RWMOD_Pos (10U)
11036 #define SDIO_DCTRL_RWMOD_Msk (0x1U << SDIO_DCTRL_RWMOD_Pos) /*!< 0x00000400 */
11037 #define SDIO_DCTRL_RWMOD SDIO_DCTRL_RWMOD_Msk /*!<Read wait mode */
11038 #define SDIO_DCTRL_SDIOEN_Pos (11U)
11039 #define SDIO_DCTRL_SDIOEN_Msk (0x1U << SDIO_DCTRL_SDIOEN_Pos) /*!< 0x00000800 */
11040 #define SDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk /*!<SD I/O enable functions */
11041
11042 /****************** Bit definition for SDIO_DCOUNT register *****************/
11043 #define SDIO_DCOUNT_DATACOUNT_Pos (0U)
11044 #define SDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFU << SDIO_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */
11045 #define SDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk /*!<Data count value */
11046
11047 /****************** Bit definition for SDIO_STA register ********************/
11048 #define SDIO_STA_CCRCFAIL_Pos (0U)
11049 #define SDIO_STA_CCRCFAIL_Msk (0x1U << SDIO_STA_CCRCFAIL_Pos) /*!< 0x00000001 */
11050 #define SDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk /*!<Command response received (CRC check failed) */
11051 #define SDIO_STA_DCRCFAIL_Pos (1U)
11052 #define SDIO_STA_DCRCFAIL_Msk (0x1U << SDIO_STA_DCRCFAIL_Pos) /*!< 0x00000002 */
11053 #define SDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk /*!<Data block sent/received (CRC check failed) */
11054 #define SDIO_STA_CTIMEOUT_Pos (2U)
11055 #define SDIO_STA_CTIMEOUT_Msk (0x1U << SDIO_STA_CTIMEOUT_Pos) /*!< 0x00000004 */
11056 #define SDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk /*!<Command response timeout */
11057 #define SDIO_STA_DTIMEOUT_Pos (3U)
11058 #define SDIO_STA_DTIMEOUT_Msk (0x1U << SDIO_STA_DTIMEOUT_Pos) /*!< 0x00000008 */
11059 #define SDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk /*!<Data timeout */
11060 #define SDIO_STA_TXUNDERR_Pos (4U)
11061 #define SDIO_STA_TXUNDERR_Msk (0x1U << SDIO_STA_TXUNDERR_Pos) /*!< 0x00000010 */
11062 #define SDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk /*!<Transmit FIFO underrun error */
11063 #define SDIO_STA_RXOVERR_Pos (5U)
11064 #define SDIO_STA_RXOVERR_Msk (0x1U << SDIO_STA_RXOVERR_Pos) /*!< 0x00000020 */
11065 #define SDIO_STA_RXOVERR SDIO_STA_RXOVERR_Msk /*!<Received FIFO overrun error */
11066 #define SDIO_STA_CMDREND_Pos (6U)
11067 #define SDIO_STA_CMDREND_Msk (0x1U << SDIO_STA_CMDREND_Pos) /*!< 0x00000040 */
11068 #define SDIO_STA_CMDREND SDIO_STA_CMDREND_Msk /*!<Command response received (CRC check passed) */
11069 #define SDIO_STA_CMDSENT_Pos (7U)
11070 #define SDIO_STA_CMDSENT_Msk (0x1U << SDIO_STA_CMDSENT_Pos) /*!< 0x00000080 */
11071 #define SDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk /*!<Command sent (no response required) */
11072 #define SDIO_STA_DATAEND_Pos (8U)
11073 #define SDIO_STA_DATAEND_Msk (0x1U << SDIO_STA_DATAEND_Pos) /*!< 0x00000100 */
11074 #define SDIO_STA_DATAEND SDIO_STA_DATAEND_Msk /*!<Data end (data counter, SDIDCOUNT, is zero) */
11075 #define SDIO_STA_DBCKEND_Pos (10U)
11076 #define SDIO_STA_DBCKEND_Msk (0x1U << SDIO_STA_DBCKEND_Pos) /*!< 0x00000400 */
11077 #define SDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk /*!<Data block sent/received (CRC check passed) */
11078 #define SDIO_STA_CMDACT_Pos (11U)
11079 #define SDIO_STA_CMDACT_Msk (0x1U << SDIO_STA_CMDACT_Pos) /*!< 0x00000800 */
11080 #define SDIO_STA_CMDACT SDIO_STA_CMDACT_Msk /*!<Command transfer in progress */
11081 #define SDIO_STA_TXACT_Pos (12U)
11082 #define SDIO_STA_TXACT_Msk (0x1U << SDIO_STA_TXACT_Pos) /*!< 0x00001000 */
11083 #define SDIO_STA_TXACT SDIO_STA_TXACT_Msk /*!<Data transmit in progress */
11084 #define SDIO_STA_RXACT_Pos (13U)
11085 #define SDIO_STA_RXACT_Msk (0x1U << SDIO_STA_RXACT_Pos) /*!< 0x00002000 */
11086 #define SDIO_STA_RXACT SDIO_STA_RXACT_Msk /*!<Data receive in progress */
11087 #define SDIO_STA_TXFIFOHE_Pos (14U)
11088 #define SDIO_STA_TXFIFOHE_Msk (0x1U << SDIO_STA_TXFIFOHE_Pos) /*!< 0x00004000 */
11089 #define SDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
11090 #define SDIO_STA_RXFIFOHF_Pos (15U)
11091 #define SDIO_STA_RXFIFOHF_Msk (0x1U << SDIO_STA_RXFIFOHF_Pos) /*!< 0x00008000 */
11092 #define SDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
11093 #define SDIO_STA_TXFIFOF_Pos (16U)
11094 #define SDIO_STA_TXFIFOF_Msk (0x1U << SDIO_STA_TXFIFOF_Pos) /*!< 0x00010000 */
11095 #define SDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk /*!<Transmit FIFO full */
11096 #define SDIO_STA_RXFIFOF_Pos (17U)
11097 #define SDIO_STA_RXFIFOF_Msk (0x1U << SDIO_STA_RXFIFOF_Pos) /*!< 0x00020000 */
11098 #define SDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk /*!<Receive FIFO full */
11099 #define SDIO_STA_TXFIFOE_Pos (18U)
11100 #define SDIO_STA_TXFIFOE_Msk (0x1U << SDIO_STA_TXFIFOE_Pos) /*!< 0x00040000 */
11101 #define SDIO_STA_TXFIFOE SDIO_STA_TXFIFOE_Msk /*!<Transmit FIFO empty */
11102 #define SDIO_STA_RXFIFOE_Pos (19U)
11103 #define SDIO_STA_RXFIFOE_Msk (0x1U << SDIO_STA_RXFIFOE_Pos) /*!< 0x00080000 */
11104 #define SDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk /*!<Receive FIFO empty */
11105 #define SDIO_STA_TXDAVL_Pos (20U)
11106 #define SDIO_STA_TXDAVL_Msk (0x1U << SDIO_STA_TXDAVL_Pos) /*!< 0x00100000 */
11107 #define SDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk /*!<Data available in transmit FIFO */
11108 #define SDIO_STA_RXDAVL_Pos (21U)
11109 #define SDIO_STA_RXDAVL_Msk (0x1U << SDIO_STA_RXDAVL_Pos) /*!< 0x00200000 */
11110 #define SDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk /*!<Data available in receive FIFO */
11111 #define SDIO_STA_SDIOIT_Pos (22U)
11112 #define SDIO_STA_SDIOIT_Msk (0x1U << SDIO_STA_SDIOIT_Pos) /*!< 0x00400000 */
11113 #define SDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk /*!<SDIO interrupt received */
11114
11115 /******************* Bit definition for SDIO_ICR register *******************/
11116 #define SDIO_ICR_CCRCFAILC_Pos (0U)
11117 #define SDIO_ICR_CCRCFAILC_Msk (0x1U << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
11118 #define SDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk /*!<CCRCFAIL flag clear bit */
11119 #define SDIO_ICR_DCRCFAILC_Pos (1U)
11120 #define SDIO_ICR_DCRCFAILC_Msk (0x1U << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
11121 #define SDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk /*!<DCRCFAIL flag clear bit */
11122 #define SDIO_ICR_CTIMEOUTC_Pos (2U)
11123 #define SDIO_ICR_CTIMEOUTC_Msk (0x1U << SDIO_ICR_CTIMEOUTC_Pos) /*!< 0x00000004 */
11124 #define SDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk /*!<CTIMEOUT flag clear bit */
11125 #define SDIO_ICR_DTIMEOUTC_Pos (3U)
11126 #define SDIO_ICR_DTIMEOUTC_Msk (0x1U << SDIO_ICR_DTIMEOUTC_Pos) /*!< 0x00000008 */
11127 #define SDIO_ICR_DTIMEOUTC SDIO_ICR_DTIMEOUTC_Msk /*!<DTIMEOUT flag clear bit */
11128 #define SDIO_ICR_TXUNDERRC_Pos (4U)
11129 #define SDIO_ICR_TXUNDERRC_Msk (0x1U << SDIO_ICR_TXUNDERRC_Pos) /*!< 0x00000010 */
11130 #define SDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk /*!<TXUNDERR flag clear bit */
11131 #define SDIO_ICR_RXOVERRC_Pos (5U)
11132 #define SDIO_ICR_RXOVERRC_Msk (0x1U << SDIO_ICR_RXOVERRC_Pos) /*!< 0x00000020 */
11133 #define SDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk /*!<RXOVERR flag clear bit */
11134 #define SDIO_ICR_CMDRENDC_Pos (6U)
11135 #define SDIO_ICR_CMDRENDC_Msk (0x1U << SDIO_ICR_CMDRENDC_Pos) /*!< 0x00000040 */
11136 #define SDIO_ICR_CMDRENDC SDIO_ICR_CMDRENDC_Msk /*!<CMDREND flag clear bit */
11137 #define SDIO_ICR_CMDSENTC_Pos (7U)
11138 #define SDIO_ICR_CMDSENTC_Msk (0x1U << SDIO_ICR_CMDSENTC_Pos) /*!< 0x00000080 */
11139 #define SDIO_ICR_CMDSENTC SDIO_ICR_CMDSENTC_Msk /*!<CMDSENT flag clear bit */
11140 #define SDIO_ICR_DATAENDC_Pos (8U)
11141 #define SDIO_ICR_DATAENDC_Msk (0x1U << SDIO_ICR_DATAENDC_Pos) /*!< 0x00000100 */
11142 #define SDIO_ICR_DATAENDC SDIO_ICR_DATAENDC_Msk /*!<DATAEND flag clear bit */
11143 #define SDIO_ICR_DBCKENDC_Pos (10U)
11144 #define SDIO_ICR_DBCKENDC_Msk (0x1U << SDIO_ICR_DBCKENDC_Pos) /*!< 0x00000400 */
11145 #define SDIO_ICR_DBCKENDC SDIO_ICR_DBCKENDC_Msk /*!<DBCKEND flag clear bit */
11146 #define SDIO_ICR_SDIOITC_Pos (22U)
11147 #define SDIO_ICR_SDIOITC_Msk (0x1U << SDIO_ICR_SDIOITC_Pos) /*!< 0x00400000 */
11148 #define SDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk /*!<SDIOIT flag clear bit */
11149
11150 /****************** Bit definition for SDIO_MASK register *******************/
11151 #define SDIO_MASK_CCRCFAILIE_Pos (0U)
11152 #define SDIO_MASK_CCRCFAILIE_Msk (0x1U << SDIO_MASK_CCRCFAILIE_Pos) /*!< 0x00000001 */
11153 #define SDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk /*!<Command CRC Fail Interrupt Enable */
11154 #define SDIO_MASK_DCRCFAILIE_Pos (1U)
11155 #define SDIO_MASK_DCRCFAILIE_Msk (0x1U << SDIO_MASK_DCRCFAILIE_Pos) /*!< 0x00000002 */
11156 #define SDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk /*!<Data CRC Fail Interrupt Enable */
11157 #define SDIO_MASK_CTIMEOUTIE_Pos (2U)
11158 #define SDIO_MASK_CTIMEOUTIE_Msk (0x1U << SDIO_MASK_CTIMEOUTIE_Pos) /*!< 0x00000004 */
11159 #define SDIO_MASK_CTIMEOUTIE SDIO_MASK_CTIMEOUTIE_Msk /*!<Command TimeOut Interrupt Enable */
11160 #define SDIO_MASK_DTIMEOUTIE_Pos (3U)
11161 #define SDIO_MASK_DTIMEOUTIE_Msk (0x1U << SDIO_MASK_DTIMEOUTIE_Pos) /*!< 0x00000008 */
11162 #define SDIO_MASK_DTIMEOUTIE SDIO_MASK_DTIMEOUTIE_Msk /*!<Data TimeOut Interrupt Enable */
11163 #define SDIO_MASK_TXUNDERRIE_Pos (4U)
11164 #define SDIO_MASK_TXUNDERRIE_Msk (0x1U << SDIO_MASK_TXUNDERRIE_Pos) /*!< 0x00000010 */
11165 #define SDIO_MASK_TXUNDERRIE SDIO_MASK_TXUNDERRIE_Msk /*!<Tx FIFO UnderRun Error Interrupt Enable */
11166 #define SDIO_MASK_RXOVERRIE_Pos (5U)
11167 #define SDIO_MASK_RXOVERRIE_Msk (0x1U << SDIO_MASK_RXOVERRIE_Pos) /*!< 0x00000020 */
11168 #define SDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk /*!<Rx FIFO OverRun Error Interrupt Enable */
11169 #define SDIO_MASK_CMDRENDIE_Pos (6U)
11170 #define SDIO_MASK_CMDRENDIE_Msk (0x1U << SDIO_MASK_CMDRENDIE_Pos) /*!< 0x00000040 */
11171 #define SDIO_MASK_CMDRENDIE SDIO_MASK_CMDRENDIE_Msk /*!<Command Response Received Interrupt Enable */
11172 #define SDIO_MASK_CMDSENTIE_Pos (7U)
11173 #define SDIO_MASK_CMDSENTIE_Msk (0x1U << SDIO_MASK_CMDSENTIE_Pos) /*!< 0x00000080 */
11174 #define SDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk /*!<Command Sent Interrupt Enable */
11175 #define SDIO_MASK_DATAENDIE_Pos (8U)
11176 #define SDIO_MASK_DATAENDIE_Msk (0x1U << SDIO_MASK_DATAENDIE_Pos) /*!< 0x00000100 */
11177 #define SDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk /*!<Data End Interrupt Enable */
11178 #define SDIO_MASK_DBCKENDIE_Pos (10U)
11179 #define SDIO_MASK_DBCKENDIE_Msk (0x1U << SDIO_MASK_DBCKENDIE_Pos) /*!< 0x00000400 */
11180 #define SDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk /*!<Data Block End Interrupt Enable */
11181 #define SDIO_MASK_CMDACTIE_Pos (11U)
11182 #define SDIO_MASK_CMDACTIE_Msk (0x1U << SDIO_MASK_CMDACTIE_Pos) /*!< 0x00000800 */
11183 #define SDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk /*!<CCommand Acting Interrupt Enable */
11184 #define SDIO_MASK_TXACTIE_Pos (12U)
11185 #define SDIO_MASK_TXACTIE_Msk (0x1U << SDIO_MASK_TXACTIE_Pos) /*!< 0x00001000 */
11186 #define SDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk /*!<Data Transmit Acting Interrupt Enable */
11187 #define SDIO_MASK_RXACTIE_Pos (13U)
11188 #define SDIO_MASK_RXACTIE_Msk (0x1U << SDIO_MASK_RXACTIE_Pos) /*!< 0x00002000 */
11189 #define SDIO_MASK_RXACTIE SDIO_MASK_RXACTIE_Msk /*!<Data receive acting interrupt enabled */
11190 #define SDIO_MASK_TXFIFOHEIE_Pos (14U)
11191 #define SDIO_MASK_TXFIFOHEIE_Msk (0x1U << SDIO_MASK_TXFIFOHEIE_Pos) /*!< 0x00004000 */
11192 #define SDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk /*!<Tx FIFO Half Empty interrupt Enable */
11193 #define SDIO_MASK_RXFIFOHFIE_Pos (15U)
11194 #define SDIO_MASK_RXFIFOHFIE_Msk (0x1U << SDIO_MASK_RXFIFOHFIE_Pos) /*!< 0x00008000 */
11195 #define SDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk /*!<Rx FIFO Half Full interrupt Enable */
11196 #define SDIO_MASK_TXFIFOFIE_Pos (16U)
11197 #define SDIO_MASK_TXFIFOFIE_Msk (0x1U << SDIO_MASK_TXFIFOFIE_Pos) /*!< 0x00010000 */
11198 #define SDIO_MASK_TXFIFOFIE SDIO_MASK_TXFIFOFIE_Msk /*!<Tx FIFO Full interrupt Enable */
11199 #define SDIO_MASK_RXFIFOFIE_Pos (17U)
11200 #define SDIO_MASK_RXFIFOFIE_Msk (0x1U << SDIO_MASK_RXFIFOFIE_Pos) /*!< 0x00020000 */
11201 #define SDIO_MASK_RXFIFOFIE SDIO_MASK_RXFIFOFIE_Msk /*!<Rx FIFO Full interrupt Enable */
11202 #define SDIO_MASK_TXFIFOEIE_Pos (18U)
11203 #define SDIO_MASK_TXFIFOEIE_Msk (0x1U << SDIO_MASK_TXFIFOEIE_Pos) /*!< 0x00040000 */
11204 #define SDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk /*!<Tx FIFO Empty interrupt Enable */
11205 #define SDIO_MASK_RXFIFOEIE_Pos (19U)
11206 #define SDIO_MASK_RXFIFOEIE_Msk (0x1U << SDIO_MASK_RXFIFOEIE_Pos) /*!< 0x00080000 */
11207 #define SDIO_MASK_RXFIFOEIE SDIO_MASK_RXFIFOEIE_Msk /*!<Rx FIFO Empty interrupt Enable */
11208 #define SDIO_MASK_TXDAVLIE_Pos (20U)
11209 #define SDIO_MASK_TXDAVLIE_Msk (0x1U << SDIO_MASK_TXDAVLIE_Pos) /*!< 0x00100000 */
11210 #define SDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk /*!<Data available in Tx FIFO interrupt Enable */
11211 #define SDIO_MASK_RXDAVLIE_Pos (21U)
11212 #define SDIO_MASK_RXDAVLIE_Msk (0x1U << SDIO_MASK_RXDAVLIE_Pos) /*!< 0x00200000 */
11213 #define SDIO_MASK_RXDAVLIE SDIO_MASK_RXDAVLIE_Msk /*!<Data available in Rx FIFO interrupt Enable */
11214 #define SDIO_MASK_SDIOITIE_Pos (22U)
11215 #define SDIO_MASK_SDIOITIE_Msk (0x1U << SDIO_MASK_SDIOITIE_Pos) /*!< 0x00400000 */
11216 #define SDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk /*!<SDIO Mode Interrupt Received interrupt Enable */
11217
11218 /***************** Bit definition for SDIO_FIFOCNT register *****************/
11219 #define SDIO_FIFOCNT_FIFOCOUNT_Pos (0U)
11220 #define SDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFU << SDIO_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */
11221 #define SDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk /*!<Remaining number of words to be written to or read from the FIFO */
11222
11223 /****************** Bit definition for SDIO_FIFO register *******************/
11224 #define SDIO_FIFO_FIFODATA_Pos (0U)
11225 #define SDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFU << SDIO_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */
11226 #define SDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk /*!<Receive and transmit FIFO data */
11227
11228 /******************************************************************************/
11229 /* */
11230 /* Serial Peripheral Interface */
11231 /* */
11232 /******************************************************************************/
11233 #define SPI_I2S_FULLDUPLEX_SUPPORT /*!< I2S Full-Duplex support */
11234 #define I2S_APB1_APB2_FEATURE /*!< I2S IP's are splited between RCC APB1 and APB2 interfaces */
11235
11236 /******************* Bit definition for SPI_CR1 register ********************/
11237 #define SPI_CR1_CPHA_Pos (0U)
11238 #define SPI_CR1_CPHA_Msk (0x1U << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */
11239 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!<Clock Phase */
11240 #define SPI_CR1_CPOL_Pos (1U)
11241 #define SPI_CR1_CPOL_Msk (0x1U << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */
11242 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity */
11243 #define SPI_CR1_MSTR_Pos (2U)
11244 #define SPI_CR1_MSTR_Msk (0x1U << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */
11245 #define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!<Master Selection */
11246
11247 #define SPI_CR1_BR_Pos (3U)
11248 #define SPI_CR1_BR_Msk (0x7U << SPI_CR1_BR_Pos) /*!< 0x00000038 */
11249 #define SPI_CR1_BR SPI_CR1_BR_Msk /*!<BR[2:0] bits (Baud Rate Control) */
11250 #define SPI_CR1_BR_0 (0x1U << SPI_CR1_BR_Pos) /*!< 0x00000008 */
11251 #define SPI_CR1_BR_1 (0x2U << SPI_CR1_BR_Pos) /*!< 0x00000010 */
11252 #define SPI_CR1_BR_2 (0x4U << SPI_CR1_BR_Pos) /*!< 0x00000020 */
11253
11254 #define SPI_CR1_SPE_Pos (6U)
11255 #define SPI_CR1_SPE_Msk (0x1U << SPI_CR1_SPE_Pos) /*!< 0x00000040 */
11256 #define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!<SPI Enable */
11257 #define SPI_CR1_LSBFIRST_Pos (7U)
11258 #define SPI_CR1_LSBFIRST_Msk (0x1U << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */
11259 #define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!<Frame Format */
11260 #define SPI_CR1_SSI_Pos (8U)
11261 #define SPI_CR1_SSI_Msk (0x1U << SPI_CR1_SSI_Pos) /*!< 0x00000100 */
11262 #define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!<Internal slave select */
11263 #define SPI_CR1_SSM_Pos (9U)
11264 #define SPI_CR1_SSM_Msk (0x1U << SPI_CR1_SSM_Pos) /*!< 0x00000200 */
11265 #define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!<Software slave management */
11266 #define SPI_CR1_RXONLY_Pos (10U)
11267 #define SPI_CR1_RXONLY_Msk (0x1U << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */
11268 #define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!<Receive only */
11269 #define SPI_CR1_DFF_Pos (11U)
11270 #define SPI_CR1_DFF_Msk (0x1U << SPI_CR1_DFF_Pos) /*!< 0x00000800 */
11271 #define SPI_CR1_DFF SPI_CR1_DFF_Msk /*!<Data Frame Format */
11272 #define SPI_CR1_CRCNEXT_Pos (12U)
11273 #define SPI_CR1_CRCNEXT_Msk (0x1U << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */
11274 #define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!<Transmit CRC next */
11275 #define SPI_CR1_CRCEN_Pos (13U)
11276 #define SPI_CR1_CRCEN_Msk (0x1U << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */
11277 #define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!<Hardware CRC calculation enable */
11278 #define SPI_CR1_BIDIOE_Pos (14U)
11279 #define SPI_CR1_BIDIOE_Msk (0x1U << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */
11280 #define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!<Output enable in bidirectional mode */
11281 #define SPI_CR1_BIDIMODE_Pos (15U)
11282 #define SPI_CR1_BIDIMODE_Msk (0x1U << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */
11283 #define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!<Bidirectional data mode enable */
11284
11285 /******************* Bit definition for SPI_CR2 register ********************/
11286 #define SPI_CR2_RXDMAEN_Pos (0U)
11287 #define SPI_CR2_RXDMAEN_Msk (0x1U << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */
11288 #define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!<Rx Buffer DMA Enable */
11289 #define SPI_CR2_TXDMAEN_Pos (1U)
11290 #define SPI_CR2_TXDMAEN_Msk (0x1U << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */
11291 #define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!<Tx Buffer DMA Enable */
11292 #define SPI_CR2_SSOE_Pos (2U)
11293 #define SPI_CR2_SSOE_Msk (0x1U << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */
11294 #define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!<SS Output Enable */
11295 #define SPI_CR2_FRF_Pos (4U)
11296 #define SPI_CR2_FRF_Msk (0x1U << SPI_CR2_FRF_Pos) /*!< 0x00000010 */
11297 #define SPI_CR2_FRF SPI_CR2_FRF_Msk /*!<Frame Format */
11298 #define SPI_CR2_ERRIE_Pos (5U)
11299 #define SPI_CR2_ERRIE_Msk (0x1U << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */
11300 #define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!<Error Interrupt Enable */
11301 #define SPI_CR2_RXNEIE_Pos (6U)
11302 #define SPI_CR2_RXNEIE_Msk (0x1U << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */
11303 #define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!<RX buffer Not Empty Interrupt Enable */
11304 #define SPI_CR2_TXEIE_Pos (7U)
11305 #define SPI_CR2_TXEIE_Msk (0x1U << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */
11306 #define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!<Tx buffer Empty Interrupt Enable */
11307
11308 /******************** Bit definition for SPI_SR register ********************/
11309 #define SPI_SR_RXNE_Pos (0U)
11310 #define SPI_SR_RXNE_Msk (0x1U << SPI_SR_RXNE_Pos) /*!< 0x00000001 */
11311 #define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!<Receive buffer Not Empty */
11312 #define SPI_SR_TXE_Pos (1U)
11313 #define SPI_SR_TXE_Msk (0x1U << SPI_SR_TXE_Pos) /*!< 0x00000002 */
11314 #define SPI_SR_TXE SPI_SR_TXE_Msk /*!<Transmit buffer Empty */
11315 #define SPI_SR_CHSIDE_Pos (2U)
11316 #define SPI_SR_CHSIDE_Msk (0x1U << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */
11317 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!<Channel side */
11318 #define SPI_SR_UDR_Pos (3U)
11319 #define SPI_SR_UDR_Msk (0x1U << SPI_SR_UDR_Pos) /*!< 0x00000008 */
11320 #define SPI_SR_UDR SPI_SR_UDR_Msk /*!<Underrun flag */
11321 #define SPI_SR_CRCERR_Pos (4U)
11322 #define SPI_SR_CRCERR_Msk (0x1U << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */
11323 #define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!<CRC Error flag */
11324 #define SPI_SR_MODF_Pos (5U)
11325 #define SPI_SR_MODF_Msk (0x1U << SPI_SR_MODF_Pos) /*!< 0x00000020 */
11326 #define SPI_SR_MODF SPI_SR_MODF_Msk /*!<Mode fault */
11327 #define SPI_SR_OVR_Pos (6U)
11328 #define SPI_SR_OVR_Msk (0x1U << SPI_SR_OVR_Pos) /*!< 0x00000040 */
11329 #define SPI_SR_OVR SPI_SR_OVR_Msk /*!<Overrun flag */
11330 #define SPI_SR_BSY_Pos (7U)
11331 #define SPI_SR_BSY_Msk (0x1U << SPI_SR_BSY_Pos) /*!< 0x00000080 */
11332 #define SPI_SR_BSY SPI_SR_BSY_Msk /*!<Busy flag */
11333 #define SPI_SR_FRE_Pos (8U)
11334 #define SPI_SR_FRE_Msk (0x1U << SPI_SR_FRE_Pos) /*!< 0x00000100 */
11335 #define SPI_SR_FRE SPI_SR_FRE_Msk /*!<Frame format error flag */
11336
11337 /******************** Bit definition for SPI_DR register ********************/
11338 #define SPI_DR_DR_Pos (0U)
11339 #define SPI_DR_DR_Msk (0xFFFFU << SPI_DR_DR_Pos) /*!< 0x0000FFFF */
11340 #define SPI_DR_DR SPI_DR_DR_Msk /*!<Data Register */
11341
11342 /******************* Bit definition for SPI_CRCPR register ******************/
11343 #define SPI_CRCPR_CRCPOLY_Pos (0U)
11344 #define SPI_CRCPR_CRCPOLY_Msk (0xFFFFU << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */
11345 #define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!<CRC polynomial register */
11346
11347 /****************** Bit definition for SPI_RXCRCR register ******************/
11348 #define SPI_RXCRCR_RXCRC_Pos (0U)
11349 #define SPI_RXCRCR_RXCRC_Msk (0xFFFFU << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */
11350 #define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!<Rx CRC Register */
11351
11352 /****************** Bit definition for SPI_TXCRCR register ******************/
11353 #define SPI_TXCRCR_TXCRC_Pos (0U)
11354 #define SPI_TXCRCR_TXCRC_Msk (0xFFFFU << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */
11355 #define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!<Tx CRC Register */
11356
11357 /****************** Bit definition for SPI_I2SCFGR register *****************/
11358 #define SPI_I2SCFGR_CHLEN_Pos (0U)
11359 #define SPI_I2SCFGR_CHLEN_Msk (0x1U << SPI_I2SCFGR_CHLEN_Pos) /*!< 0x00000001 */
11360 #define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk /*!<Channel length (number of bits per audio channel) */
11361
11362 #define SPI_I2SCFGR_DATLEN_Pos (1U)
11363 #define SPI_I2SCFGR_DATLEN_Msk (0x3U << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000006 */
11364 #define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk /*!<DATLEN[1:0] bits (Data length to be transferred) */
11365 #define SPI_I2SCFGR_DATLEN_0 (0x1U << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000002 */
11366 #define SPI_I2SCFGR_DATLEN_1 (0x2U << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000004 */
11367
11368 #define SPI_I2SCFGR_CKPOL_Pos (3U)
11369 #define SPI_I2SCFGR_CKPOL_Msk (0x1U << SPI_I2SCFGR_CKPOL_Pos) /*!< 0x00000008 */
11370 #define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk /*!<steady state clock polarity */
11371
11372 #define SPI_I2SCFGR_I2SSTD_Pos (4U)
11373 #define SPI_I2SCFGR_I2SSTD_Msk (0x3U << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000030 */
11374 #define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk /*!<I2SSTD[1:0] bits (I2S standard selection) */
11375 #define SPI_I2SCFGR_I2SSTD_0 (0x1U << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000010 */
11376 #define SPI_I2SCFGR_I2SSTD_1 (0x2U << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000020 */
11377
11378 #define SPI_I2SCFGR_PCMSYNC_Pos (7U)
11379 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1U << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
11380 #define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk /*!<PCM frame synchronization */
11381
11382 #define SPI_I2SCFGR_I2SCFG_Pos (8U)
11383 #define SPI_I2SCFGR_I2SCFG_Msk (0x3U << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000300 */
11384 #define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk /*!<I2SCFG[1:0] bits (I2S configuration mode) */
11385 #define SPI_I2SCFGR_I2SCFG_0 (0x1U << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000100 */
11386 #define SPI_I2SCFGR_I2SCFG_1 (0x2U << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000200 */
11387
11388 #define SPI_I2SCFGR_I2SE_Pos (10U)
11389 #define SPI_I2SCFGR_I2SE_Msk (0x1U << SPI_I2SCFGR_I2SE_Pos) /*!< 0x00000400 */
11390 #define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk /*!<I2S Enable */
11391 #define SPI_I2SCFGR_I2SMOD_Pos (11U)
11392 #define SPI_I2SCFGR_I2SMOD_Msk (0x1U << SPI_I2SCFGR_I2SMOD_Pos) /*!< 0x00000800 */
11393 #define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk /*!<I2S mode selection */
11394 #define SPI_I2SCFGR_ASTRTEN_Pos (12U)
11395 #define SPI_I2SCFGR_ASTRTEN_Msk (0x1U << SPI_I2SCFGR_ASTRTEN_Pos) /*!< 0x00001000 */
11396 #define SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk /*!<Asynchronous start enable */
11397
11398 /****************** Bit definition for SPI_I2SPR register *******************/
11399 #define SPI_I2SPR_I2SDIV_Pos (0U)
11400 #define SPI_I2SPR_I2SDIV_Msk (0xFFU << SPI_I2SPR_I2SDIV_Pos) /*!< 0x000000FF */
11401 #define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk /*!<I2S Linear prescaler */
11402 #define SPI_I2SPR_ODD_Pos (8U)
11403 #define SPI_I2SPR_ODD_Msk (0x1U << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
11404 #define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk /*!<Odd factor for the prescaler */
11405 #define SPI_I2SPR_MCKOE_Pos (9U)
11406 #define SPI_I2SPR_MCKOE_Msk (0x1U << SPI_I2SPR_MCKOE_Pos) /*!< 0x00000200 */
11407 #define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk /*!<Master Clock Output Enable */
11408
11409 /******************************************************************************/
11410 /* */
11411 /* SYSCFG */
11412 /* */
11413 /******************************************************************************/
11414 /****************** Bit definition for SYSCFG_MEMRMP register ***************/
11415 #define SYSCFG_MEMRMP_MEM_MODE_Pos (0U)
11416 #define SYSCFG_MEMRMP_MEM_MODE_Msk (0x3U << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000003 */
11417 #define SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk /*!< SYSCFG_Memory Remap Config */
11418 #define SYSCFG_MEMRMP_MEM_MODE_0 (0x1U << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000001 */
11419 #define SYSCFG_MEMRMP_MEM_MODE_1 (0x2U << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000002 */
11420 /****************** Bit definition for SYSCFG_PMC register ******************/
11421 #define SYSCFG_PMC_ADC1DC2_Pos (16U)
11422 #define SYSCFG_PMC_ADC1DC2_Msk (0x1U << SYSCFG_PMC_ADC1DC2_Pos) /*!< 0x00010000 */
11423 #define SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk /*!< Refer to AN4073 on how to use this bit */
11424
11425 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/
11426 #define SYSCFG_EXTICR1_EXTI0_Pos (0U)
11427 #define SYSCFG_EXTICR1_EXTI0_Msk (0xFU << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */
11428 #define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk /*!<EXTI 0 configuration */
11429 #define SYSCFG_EXTICR1_EXTI1_Pos (4U)
11430 #define SYSCFG_EXTICR1_EXTI1_Msk (0xFU << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */
11431 #define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk /*!<EXTI 1 configuration */
11432 #define SYSCFG_EXTICR1_EXTI2_Pos (8U)
11433 #define SYSCFG_EXTICR1_EXTI2_Msk (0xFU << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */
11434 #define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk /*!<EXTI 2 configuration */
11435 #define SYSCFG_EXTICR1_EXTI3_Pos (12U)
11436 #define SYSCFG_EXTICR1_EXTI3_Msk (0xFU << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */
11437 #define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk /*!<EXTI 3 configuration */
11438 /**
11439 * @brief EXTI0 configuration
11440 */
11441 #define SYSCFG_EXTICR1_EXTI0_PA 0x0000U /*!<PA[0] pin */
11442 #define SYSCFG_EXTICR1_EXTI0_PB 0x0001U /*!<PB[0] pin */
11443 #define SYSCFG_EXTICR1_EXTI0_PC 0x0002U /*!<PC[0] pin */
11444 #define SYSCFG_EXTICR1_EXTI0_PD 0x0003U /*!<PD[0] pin */
11445 #define SYSCFG_EXTICR1_EXTI0_PE 0x0004U /*!<PE[0] pin */
11446 #define SYSCFG_EXTICR1_EXTI0_PF 0x0005U /*!<PF[0] pin */
11447 #define SYSCFG_EXTICR1_EXTI0_PG 0x0006U /*!<PG[0] pin */
11448 #define SYSCFG_EXTICR1_EXTI0_PH 0x0007U /*!<PH[0] pin */
11449
11450 /**
11451 * @brief EXTI1 configuration
11452 */
11453 #define SYSCFG_EXTICR1_EXTI1_PA 0x0000U /*!<PA[1] pin */
11454 #define SYSCFG_EXTICR1_EXTI1_PB 0x0010U /*!<PB[1] pin */
11455 #define SYSCFG_EXTICR1_EXTI1_PC 0x0020U /*!<PC[1] pin */
11456 #define SYSCFG_EXTICR1_EXTI1_PD 0x0030U /*!<PD[1] pin */
11457 #define SYSCFG_EXTICR1_EXTI1_PE 0x0040U /*!<PE[1] pin */
11458 #define SYSCFG_EXTICR1_EXTI1_PF 0x0050U /*!<PF[1] pin */
11459 #define SYSCFG_EXTICR1_EXTI1_PG 0x0060U /*!<PG[1] pin */
11460 #define SYSCFG_EXTICR1_EXTI1_PH 0x0070U /*!<PH[1] pin */
11461
11462 /**
11463 * @brief EXTI2 configuration
11464 */
11465 #define SYSCFG_EXTICR1_EXTI2_PA 0x0000U /*!<PA[2] pin */
11466 #define SYSCFG_EXTICR1_EXTI2_PB 0x0100U /*!<PB[2] pin */
11467 #define SYSCFG_EXTICR1_EXTI2_PC 0x0200U /*!<PC[2] pin */
11468 #define SYSCFG_EXTICR1_EXTI2_PD 0x0300U /*!<PD[2] pin */
11469 #define SYSCFG_EXTICR1_EXTI2_PE 0x0400U /*!<PE[2] pin */
11470 #define SYSCFG_EXTICR1_EXTI2_PF 0x0500U /*!<PF[2] pin */
11471 #define SYSCFG_EXTICR1_EXTI2_PG 0x0600U /*!<PG[2] pin */
11472 #define SYSCFG_EXTICR1_EXTI2_PH 0x0700U /*!<PH[2] pin */
11473
11474 /**
11475 * @brief EXTI3 configuration
11476 */
11477 #define SYSCFG_EXTICR1_EXTI3_PA 0x0000U /*!<PA[3] pin */
11478 #define SYSCFG_EXTICR1_EXTI3_PB 0x1000U /*!<PB[3] pin */
11479 #define SYSCFG_EXTICR1_EXTI3_PC 0x2000U /*!<PC[3] pin */
11480 #define SYSCFG_EXTICR1_EXTI3_PD 0x3000U /*!<PD[3] pin */
11481 #define SYSCFG_EXTICR1_EXTI3_PE 0x4000U /*!<PE[3] pin */
11482 #define SYSCFG_EXTICR1_EXTI3_PF 0x5000U /*!<PF[3] pin */
11483 #define SYSCFG_EXTICR1_EXTI3_PG 0x6000U /*!<PG[3] pin */
11484 #define SYSCFG_EXTICR1_EXTI3_PH 0x7000U /*!<PH[3] pin */
11485
11486 /***************** Bit definition for SYSCFG_EXTICR2 register ***************/
11487 #define SYSCFG_EXTICR2_EXTI4_Pos (0U)
11488 #define SYSCFG_EXTICR2_EXTI4_Msk (0xFU << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */
11489 #define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk /*!<EXTI 4 configuration */
11490 #define SYSCFG_EXTICR2_EXTI5_Pos (4U)
11491 #define SYSCFG_EXTICR2_EXTI5_Msk (0xFU << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */
11492 #define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk /*!<EXTI 5 configuration */
11493 #define SYSCFG_EXTICR2_EXTI6_Pos (8U)
11494 #define SYSCFG_EXTICR2_EXTI6_Msk (0xFU << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */
11495 #define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk /*!<EXTI 6 configuration */
11496 #define SYSCFG_EXTICR2_EXTI7_Pos (12U)
11497 #define SYSCFG_EXTICR2_EXTI7_Msk (0xFU << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */
11498 #define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk /*!<EXTI 7 configuration */
11499
11500 /**
11501 * @brief EXTI4 configuration
11502 */
11503 #define SYSCFG_EXTICR2_EXTI4_PA 0x0000U /*!<PA[4] pin */
11504 #define SYSCFG_EXTICR2_EXTI4_PB 0x0001U /*!<PB[4] pin */
11505 #define SYSCFG_EXTICR2_EXTI4_PC 0x0002U /*!<PC[4] pin */
11506 #define SYSCFG_EXTICR2_EXTI4_PD 0x0003U /*!<PD[4] pin */
11507 #define SYSCFG_EXTICR2_EXTI4_PE 0x0004U /*!<PE[4] pin */
11508 #define SYSCFG_EXTICR2_EXTI4_PF 0x0005U /*!<PF[4] pin */
11509 #define SYSCFG_EXTICR2_EXTI4_PG 0x0006U /*!<PG[4] pin */
11510 #define SYSCFG_EXTICR2_EXTI4_PH 0x0007U /*!<PH[4] pin */
11511
11512 /**
11513 * @brief EXTI5 configuration
11514 */
11515 #define SYSCFG_EXTICR2_EXTI5_PA 0x0000U /*!<PA[5] pin */
11516 #define SYSCFG_EXTICR2_EXTI5_PB 0x0010U /*!<PB[5] pin */
11517 #define SYSCFG_EXTICR2_EXTI5_PC 0x0020U /*!<PC[5] pin */
11518 #define SYSCFG_EXTICR2_EXTI5_PD 0x0030U /*!<PD[5] pin */
11519 #define SYSCFG_EXTICR2_EXTI5_PE 0x0040U /*!<PE[5] pin */
11520 #define SYSCFG_EXTICR2_EXTI5_PF 0x0050U /*!<PF[5] pin */
11521 #define SYSCFG_EXTICR2_EXTI5_PG 0x0060U /*!<PG[5] pin */
11522 #define SYSCFG_EXTICR2_EXTI5_PH 0x0070U /*!<PH[5] pin */
11523
11524 /**
11525 * @brief EXTI6 configuration
11526 */
11527 #define SYSCFG_EXTICR2_EXTI6_PA 0x0000U /*!<PA[6] pin */
11528 #define SYSCFG_EXTICR2_EXTI6_PB 0x0100U /*!<PB[6] pin */
11529 #define SYSCFG_EXTICR2_EXTI6_PC 0x0200U /*!<PC[6] pin */
11530 #define SYSCFG_EXTICR2_EXTI6_PD 0x0300U /*!<PD[6] pin */
11531 #define SYSCFG_EXTICR2_EXTI6_PE 0x0400U /*!<PE[6] pin */
11532 #define SYSCFG_EXTICR2_EXTI6_PF 0x0500U /*!<PF[6] pin */
11533 #define SYSCFG_EXTICR2_EXTI6_PG 0x0600U /*!<PG[6] pin */
11534 #define SYSCFG_EXTICR2_EXTI6_PH 0x0700U /*!<PH[6] pin */
11535
11536 /**
11537 * @brief EXTI7 configuration
11538 */
11539 #define SYSCFG_EXTICR2_EXTI7_PA 0x0000U /*!<PA[7] pin */
11540 #define SYSCFG_EXTICR2_EXTI7_PB 0x1000U /*!<PB[7] pin */
11541 #define SYSCFG_EXTICR2_EXTI7_PC 0x2000U /*!<PC[7] pin */
11542 #define SYSCFG_EXTICR2_EXTI7_PD 0x3000U /*!<PD[7] pin */
11543 #define SYSCFG_EXTICR2_EXTI7_PE 0x4000U /*!<PE[7] pin */
11544 #define SYSCFG_EXTICR2_EXTI7_PF 0x5000U /*!<PF[7] pin */
11545 #define SYSCFG_EXTICR2_EXTI7_PG 0x6000U /*!<PG[7] pin */
11546 #define SYSCFG_EXTICR2_EXTI7_PH 0x7000U /*!<PH[7] pin */
11547
11548 /***************** Bit definition for SYSCFG_EXTICR3 register ***************/
11549 #define SYSCFG_EXTICR3_EXTI8_Pos (0U)
11550 #define SYSCFG_EXTICR3_EXTI8_Msk (0xFU << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */
11551 #define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk /*!<EXTI 8 configuration */
11552 #define SYSCFG_EXTICR3_EXTI9_Pos (4U)
11553 #define SYSCFG_EXTICR3_EXTI9_Msk (0xFU << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */
11554 #define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk /*!<EXTI 9 configuration */
11555 #define SYSCFG_EXTICR3_EXTI10_Pos (8U)
11556 #define SYSCFG_EXTICR3_EXTI10_Msk (0xFU << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */
11557 #define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk /*!<EXTI 10 configuration */
11558 #define SYSCFG_EXTICR3_EXTI11_Pos (12U)
11559 #define SYSCFG_EXTICR3_EXTI11_Msk (0xFU << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */
11560 #define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk /*!<EXTI 11 configuration */
11561
11562 /**
11563 * @brief EXTI8 configuration
11564 */
11565 #define SYSCFG_EXTICR3_EXTI8_PA 0x0000U /*!<PA[8] pin */
11566 #define SYSCFG_EXTICR3_EXTI8_PB 0x0001U /*!<PB[8] pin */
11567 #define SYSCFG_EXTICR3_EXTI8_PC 0x0002U /*!<PC[8] pin */
11568 #define SYSCFG_EXTICR3_EXTI8_PD 0x0003U /*!<PD[8] pin */
11569 #define SYSCFG_EXTICR3_EXTI8_PE 0x0004U /*!<PE[8] pin */
11570 #define SYSCFG_EXTICR3_EXTI8_PF 0x0005U /*!<PF[8] pin */
11571 #define SYSCFG_EXTICR3_EXTI8_PG 0x0006U /*!<PG[8] pin */
11572 #define SYSCFG_EXTICR3_EXTI8_PH 0x0007U /*!<PH[8] pin */
11573
11574 /**
11575 * @brief EXTI9 configuration
11576 */
11577 #define SYSCFG_EXTICR3_EXTI9_PA 0x0000U /*!<PA[9] pin */
11578 #define SYSCFG_EXTICR3_EXTI9_PB 0x0010U /*!<PB[9] pin */
11579 #define SYSCFG_EXTICR3_EXTI9_PC 0x0020U /*!<PC[9] pin */
11580 #define SYSCFG_EXTICR3_EXTI9_PD 0x0030U /*!<PD[9] pin */
11581 #define SYSCFG_EXTICR3_EXTI9_PE 0x0040U /*!<PE[9] pin */
11582 #define SYSCFG_EXTICR3_EXTI9_PF 0x0050U /*!<PF[9] pin */
11583 #define SYSCFG_EXTICR3_EXTI9_PG 0x0060U /*!<PG[9] pin */
11584 #define SYSCFG_EXTICR3_EXTI9_PH 0x0070U /*!<PH[9] pin */
11585
11586 /**
11587 * @brief EXTI10 configuration
11588 */
11589 #define SYSCFG_EXTICR3_EXTI10_PA 0x0000U /*!<PA[10] pin */
11590 #define SYSCFG_EXTICR3_EXTI10_PB 0x0100U /*!<PB[10] pin */
11591 #define SYSCFG_EXTICR3_EXTI10_PC 0x0200U /*!<PC[10] pin */
11592 #define SYSCFG_EXTICR3_EXTI10_PD 0x0300U /*!<PD[10] pin */
11593 #define SYSCFG_EXTICR3_EXTI10_PE 0x0400U /*!<PE[10] pin */
11594 #define SYSCFG_EXTICR3_EXTI10_PF 0x0500U /*!<PF[10] pin */
11595 #define SYSCFG_EXTICR3_EXTI10_PG 0x0600U /*!<PG[10] pin */
11596 #define SYSCFG_EXTICR3_EXTI10_PH 0x0700U /*!<PH[10] pin */
11597
11598 /**
11599 * @brief EXTI11 configuration
11600 */
11601 #define SYSCFG_EXTICR3_EXTI11_PA 0x0000U /*!<PA[11] pin */
11602 #define SYSCFG_EXTICR3_EXTI11_PB 0x1000U /*!<PB[11] pin */
11603 #define SYSCFG_EXTICR3_EXTI11_PC 0x2000U /*!<PC[11] pin */
11604 #define SYSCFG_EXTICR3_EXTI11_PD 0x3000U /*!<PD[11] pin */
11605 #define SYSCFG_EXTICR3_EXTI11_PE 0x4000U /*!<PE[11] pin */
11606 #define SYSCFG_EXTICR3_EXTI11_PF 0x5000U /*!<PF[11] pin */
11607 #define SYSCFG_EXTICR3_EXTI11_PG 0x6000U /*!<PG[11] pin */
11608 #define SYSCFG_EXTICR3_EXTI11_PH 0x7000U /*!<PH[11] pin */
11609
11610 /***************** Bit definition for SYSCFG_EXTICR4 register ***************/
11611 #define SYSCFG_EXTICR4_EXTI12_Pos (0U)
11612 #define SYSCFG_EXTICR4_EXTI12_Msk (0xFU << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */
11613 #define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk /*!<EXTI 12 configuration */
11614 #define SYSCFG_EXTICR4_EXTI13_Pos (4U)
11615 #define SYSCFG_EXTICR4_EXTI13_Msk (0xFU << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */
11616 #define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk /*!<EXTI 13 configuration */
11617 #define SYSCFG_EXTICR4_EXTI14_Pos (8U)
11618 #define SYSCFG_EXTICR4_EXTI14_Msk (0xFU << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */
11619 #define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk /*!<EXTI 14 configuration */
11620 #define SYSCFG_EXTICR4_EXTI15_Pos (12U)
11621 #define SYSCFG_EXTICR4_EXTI15_Msk (0xFU << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */
11622 #define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk /*!<EXTI 15 configuration */
11623
11624 /**
11625 * @brief EXTI12 configuration
11626 */
11627 #define SYSCFG_EXTICR4_EXTI12_PA 0x0000U /*!<PA[12] pin */
11628 #define SYSCFG_EXTICR4_EXTI12_PB 0x0001U /*!<PB[12] pin */
11629 #define SYSCFG_EXTICR4_EXTI12_PC 0x0002U /*!<PC[12] pin */
11630 #define SYSCFG_EXTICR4_EXTI12_PD 0x0003U /*!<PD[12] pin */
11631 #define SYSCFG_EXTICR4_EXTI12_PE 0x0004U /*!<PE[12] pin */
11632 #define SYSCFG_EXTICR4_EXTI12_PF 0x0005U /*!<PF[12] pin */
11633 #define SYSCFG_EXTICR4_EXTI12_PG 0x0006U /*!<PG[12] pin */
11634 #define SYSCFG_EXTICR4_EXTI12_PH 0x0007U /*!<PH[12] pin */
11635
11636 /**
11637 * @brief EXTI13 configuration
11638 */
11639 #define SYSCFG_EXTICR4_EXTI13_PA 0x0000U /*!<PA[13] pin */
11640 #define SYSCFG_EXTICR4_EXTI13_PB 0x0010U /*!<PB[13] pin */
11641 #define SYSCFG_EXTICR4_EXTI13_PC 0x0020U /*!<PC[13] pin */
11642 #define SYSCFG_EXTICR4_EXTI13_PD 0x0030U /*!<PD[13] pin */
11643 #define SYSCFG_EXTICR4_EXTI13_PE 0x0040U /*!<PE[13] pin */
11644 #define SYSCFG_EXTICR4_EXTI13_PF 0x0050U /*!<PF[13] pin */
11645 #define SYSCFG_EXTICR4_EXTI13_PG 0x0060U /*!<PG[13] pin */
11646 #define SYSCFG_EXTICR4_EXTI13_PH 0x0070U /*!<PH[13] pin */
11647
11648 /**
11649 * @brief EXTI14 configuration
11650 */
11651 #define SYSCFG_EXTICR4_EXTI14_PA 0x0000U /*!<PA[14] pin */
11652 #define SYSCFG_EXTICR4_EXTI14_PB 0x0100U /*!<PB[14] pin */
11653 #define SYSCFG_EXTICR4_EXTI14_PC 0x0200U /*!<PC[14] pin */
11654 #define SYSCFG_EXTICR4_EXTI14_PD 0x0300U /*!<PD[14] pin */
11655 #define SYSCFG_EXTICR4_EXTI14_PE 0x0400U /*!<PE[14] pin */
11656 #define SYSCFG_EXTICR4_EXTI14_PF 0x0500U /*!<PF[14] pin */
11657 #define SYSCFG_EXTICR4_EXTI14_PG 0x0600U /*!<PG[14] pin */
11658 #define SYSCFG_EXTICR4_EXTI14_PH 0x0700U /*!<PH[14] pin */
11659
11660 /**
11661 * @brief EXTI15 configuration
11662 */
11663 #define SYSCFG_EXTICR4_EXTI15_PA 0x0000U /*!<PA[15] pin */
11664 #define SYSCFG_EXTICR4_EXTI15_PB 0x1000U /*!<PB[15] pin */
11665 #define SYSCFG_EXTICR4_EXTI15_PC 0x2000U /*!<PC[15] pin */
11666 #define SYSCFG_EXTICR4_EXTI15_PD 0x3000U /*!<PD[15] pin */
11667 #define SYSCFG_EXTICR4_EXTI15_PE 0x4000U /*!<PE[15] pin */
11668 #define SYSCFG_EXTICR4_EXTI15_PF 0x5000U /*!<PF[15] pin */
11669 #define SYSCFG_EXTICR4_EXTI15_PG 0x6000U /*!<PG[15] pin */
11670 #define SYSCFG_EXTICR4_EXTI15_PH 0x7000U /*!<PH[15] pin */
11671
11672 /****************** Bit definition for SYSCFG_CMPCR register ****************/
11673 #define SYSCFG_CMPCR_CMP_PD_Pos (0U)
11674 #define SYSCFG_CMPCR_CMP_PD_Msk (0x1U << SYSCFG_CMPCR_CMP_PD_Pos) /*!< 0x00000001 */
11675 #define SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk /*!<Compensation cell ready flag */
11676 #define SYSCFG_CMPCR_READY_Pos (8U)
11677 #define SYSCFG_CMPCR_READY_Msk (0x1U << SYSCFG_CMPCR_READY_Pos) /*!< 0x00000100 */
11678 #define SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk /*!<Compensation cell power-down */
11679 /****************** Bit definition for SYSCFG_CFGR register ****************/
11680 #define SYSCFG_CFGR_FMPI2C1_SCL_Pos (0U)
11681 #define SYSCFG_CFGR_FMPI2C1_SCL_Msk (0x1U << SYSCFG_CFGR_FMPI2C1_SCL_Pos) /*!< 0x00000001 */
11682 #define SYSCFG_CFGR_FMPI2C1_SCL SYSCFG_CFGR_FMPI2C1_SCL_Msk /*!<FM+ drive capability for FMPI2C1_SCL pin */
11683 #define SYSCFG_CFGR_FMPI2C1_SDA_Pos (1U)
11684 #define SYSCFG_CFGR_FMPI2C1_SDA_Msk (0x1U << SYSCFG_CFGR_FMPI2C1_SDA_Pos) /*!< 0x00000002 */
11685 #define SYSCFG_CFGR_FMPI2C1_SDA SYSCFG_CFGR_FMPI2C1_SDA_Msk /*!<FM+ drive capability for FMPI2C1_SDA pin */
11686
11687
11688 /******************************************************************************/
11689 /* */
11690 /* TIM */
11691 /* */
11692 /******************************************************************************/
11693 /******************* Bit definition for TIM_CR1 register ********************/
11694 #define TIM_CR1_CEN_Pos (0U)
11695 #define TIM_CR1_CEN_Msk (0x1U << TIM_CR1_CEN_Pos) /*!< 0x00000001 */
11696 #define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */
11697 #define TIM_CR1_UDIS_Pos (1U)
11698 #define TIM_CR1_UDIS_Msk (0x1U << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */
11699 #define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */
11700 #define TIM_CR1_URS_Pos (2U)
11701 #define TIM_CR1_URS_Msk (0x1U << TIM_CR1_URS_Pos) /*!< 0x00000004 */
11702 #define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */
11703 #define TIM_CR1_OPM_Pos (3U)
11704 #define TIM_CR1_OPM_Msk (0x1U << TIM_CR1_OPM_Pos) /*!< 0x00000008 */
11705 #define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */
11706 #define TIM_CR1_DIR_Pos (4U)
11707 #define TIM_CR1_DIR_Msk (0x1U << TIM_CR1_DIR_Pos) /*!< 0x00000010 */
11708 #define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */
11709
11710 #define TIM_CR1_CMS_Pos (5U)
11711 #define TIM_CR1_CMS_Msk (0x3U << TIM_CR1_CMS_Pos) /*!< 0x00000060 */
11712 #define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */
11713 #define TIM_CR1_CMS_0 (0x1U << TIM_CR1_CMS_Pos) /*!< 0x0020 */
11714 #define TIM_CR1_CMS_1 (0x2U << TIM_CR1_CMS_Pos) /*!< 0x0040 */
11715
11716 #define TIM_CR1_ARPE_Pos (7U)
11717 #define TIM_CR1_ARPE_Msk (0x1U << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */
11718 #define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */
11719
11720 #define TIM_CR1_CKD_Pos (8U)
11721 #define TIM_CR1_CKD_Msk (0x3U << TIM_CR1_CKD_Pos) /*!< 0x00000300 */
11722 #define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */
11723 #define TIM_CR1_CKD_0 (0x1U << TIM_CR1_CKD_Pos) /*!< 0x0100 */
11724 #define TIM_CR1_CKD_1 (0x2U << TIM_CR1_CKD_Pos) /*!< 0x0200 */
11725
11726 /******************* Bit definition for TIM_CR2 register ********************/
11727 #define TIM_CR2_CCPC_Pos (0U)
11728 #define TIM_CR2_CCPC_Msk (0x1U << TIM_CR2_CCPC_Pos) /*!< 0x00000001 */
11729 #define TIM_CR2_CCPC TIM_CR2_CCPC_Msk /*!<Capture/Compare Preloaded Control */
11730 #define TIM_CR2_CCUS_Pos (2U)
11731 #define TIM_CR2_CCUS_Msk (0x1U << TIM_CR2_CCUS_Pos) /*!< 0x00000004 */
11732 #define TIM_CR2_CCUS TIM_CR2_CCUS_Msk /*!<Capture/Compare Control Update Selection */
11733 #define TIM_CR2_CCDS_Pos (3U)
11734 #define TIM_CR2_CCDS_Msk (0x1U << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */
11735 #define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */
11736
11737 #define TIM_CR2_MMS_Pos (4U)
11738 #define TIM_CR2_MMS_Msk (0x7U << TIM_CR2_MMS_Pos) /*!< 0x00000070 */
11739 #define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[2:0] bits (Master Mode Selection) */
11740 #define TIM_CR2_MMS_0 (0x1U << TIM_CR2_MMS_Pos) /*!< 0x0010 */
11741 #define TIM_CR2_MMS_1 (0x2U << TIM_CR2_MMS_Pos) /*!< 0x0020 */
11742 #define TIM_CR2_MMS_2 (0x4U << TIM_CR2_MMS_Pos) /*!< 0x0040 */
11743
11744 #define TIM_CR2_TI1S_Pos (7U)
11745 #define TIM_CR2_TI1S_Msk (0x1U << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */
11746 #define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */
11747 #define TIM_CR2_OIS1_Pos (8U)
11748 #define TIM_CR2_OIS1_Msk (0x1U << TIM_CR2_OIS1_Pos) /*!< 0x00000100 */
11749 #define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk /*!<Output Idle state 1 (OC1 output) */
11750 #define TIM_CR2_OIS1N_Pos (9U)
11751 #define TIM_CR2_OIS1N_Msk (0x1U << TIM_CR2_OIS1N_Pos) /*!< 0x00000200 */
11752 #define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk /*!<Output Idle state 1 (OC1N output) */
11753 #define TIM_CR2_OIS2_Pos (10U)
11754 #define TIM_CR2_OIS2_Msk (0x1U << TIM_CR2_OIS2_Pos) /*!< 0x00000400 */
11755 #define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk /*!<Output Idle state 2 (OC2 output) */
11756 #define TIM_CR2_OIS2N_Pos (11U)
11757 #define TIM_CR2_OIS2N_Msk (0x1U << TIM_CR2_OIS2N_Pos) /*!< 0x00000800 */
11758 #define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk /*!<Output Idle state 2 (OC2N output) */
11759 #define TIM_CR2_OIS3_Pos (12U)
11760 #define TIM_CR2_OIS3_Msk (0x1U << TIM_CR2_OIS3_Pos) /*!< 0x00001000 */
11761 #define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk /*!<Output Idle state 3 (OC3 output) */
11762 #define TIM_CR2_OIS3N_Pos (13U)
11763 #define TIM_CR2_OIS3N_Msk (0x1U << TIM_CR2_OIS3N_Pos) /*!< 0x00002000 */
11764 #define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk /*!<Output Idle state 3 (OC3N output) */
11765 #define TIM_CR2_OIS4_Pos (14U)
11766 #define TIM_CR2_OIS4_Msk (0x1U << TIM_CR2_OIS4_Pos) /*!< 0x00004000 */
11767 #define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk /*!<Output Idle state 4 (OC4 output) */
11768
11769 /******************* Bit definition for TIM_SMCR register *******************/
11770 #define TIM_SMCR_SMS_Pos (0U)
11771 #define TIM_SMCR_SMS_Msk (0x7U << TIM_SMCR_SMS_Pos) /*!< 0x00000007 */
11772 #define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */
11773 #define TIM_SMCR_SMS_0 (0x1U << TIM_SMCR_SMS_Pos) /*!< 0x0001 */
11774 #define TIM_SMCR_SMS_1 (0x2U << TIM_SMCR_SMS_Pos) /*!< 0x0002 */
11775 #define TIM_SMCR_SMS_2 (0x4U << TIM_SMCR_SMS_Pos) /*!< 0x0004 */
11776
11777 #define TIM_SMCR_TS_Pos (4U)
11778 #define TIM_SMCR_TS_Msk (0x7U << TIM_SMCR_TS_Pos) /*!< 0x00000070 */
11779 #define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */
11780 #define TIM_SMCR_TS_0 (0x1U << TIM_SMCR_TS_Pos) /*!< 0x0010 */
11781 #define TIM_SMCR_TS_1 (0x2U << TIM_SMCR_TS_Pos) /*!< 0x0020 */
11782 #define TIM_SMCR_TS_2 (0x4U << TIM_SMCR_TS_Pos) /*!< 0x0040 */
11783
11784 #define TIM_SMCR_MSM_Pos (7U)
11785 #define TIM_SMCR_MSM_Msk (0x1U << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */
11786 #define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */
11787
11788 #define TIM_SMCR_ETF_Pos (8U)
11789 #define TIM_SMCR_ETF_Msk (0xFU << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */
11790 #define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */
11791 #define TIM_SMCR_ETF_0 (0x1U << TIM_SMCR_ETF_Pos) /*!< 0x0100 */
11792 #define TIM_SMCR_ETF_1 (0x2U << TIM_SMCR_ETF_Pos) /*!< 0x0200 */
11793 #define TIM_SMCR_ETF_2 (0x4U << TIM_SMCR_ETF_Pos) /*!< 0x0400 */
11794 #define TIM_SMCR_ETF_3 (0x8U << TIM_SMCR_ETF_Pos) /*!< 0x0800 */
11795
11796 #define TIM_SMCR_ETPS_Pos (12U)
11797 #define TIM_SMCR_ETPS_Msk (0x3U << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */
11798 #define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */
11799 #define TIM_SMCR_ETPS_0 (0x1U << TIM_SMCR_ETPS_Pos) /*!< 0x1000 */
11800 #define TIM_SMCR_ETPS_1 (0x2U << TIM_SMCR_ETPS_Pos) /*!< 0x2000 */
11801
11802 #define TIM_SMCR_ECE_Pos (14U)
11803 #define TIM_SMCR_ECE_Msk (0x1U << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */
11804 #define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */
11805 #define TIM_SMCR_ETP_Pos (15U)
11806 #define TIM_SMCR_ETP_Msk (0x1U << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */
11807 #define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */
11808
11809 /******************* Bit definition for TIM_DIER register *******************/
11810 #define TIM_DIER_UIE_Pos (0U)
11811 #define TIM_DIER_UIE_Msk (0x1U << TIM_DIER_UIE_Pos) /*!< 0x00000001 */
11812 #define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */
11813 #define TIM_DIER_CC1IE_Pos (1U)
11814 #define TIM_DIER_CC1IE_Msk (0x1U << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */
11815 #define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */
11816 #define TIM_DIER_CC2IE_Pos (2U)
11817 #define TIM_DIER_CC2IE_Msk (0x1U << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */
11818 #define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */
11819 #define TIM_DIER_CC3IE_Pos (3U)
11820 #define TIM_DIER_CC3IE_Msk (0x1U << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */
11821 #define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */
11822 #define TIM_DIER_CC4IE_Pos (4U)
11823 #define TIM_DIER_CC4IE_Msk (0x1U << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */
11824 #define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */
11825 #define TIM_DIER_COMIE_Pos (5U)
11826 #define TIM_DIER_COMIE_Msk (0x1U << TIM_DIER_COMIE_Pos) /*!< 0x00000020 */
11827 #define TIM_DIER_COMIE TIM_DIER_COMIE_Msk /*!<COM interrupt enable */
11828 #define TIM_DIER_TIE_Pos (6U)
11829 #define TIM_DIER_TIE_Msk (0x1U << TIM_DIER_TIE_Pos) /*!< 0x00000040 */
11830 #define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */
11831 #define TIM_DIER_BIE_Pos (7U)
11832 #define TIM_DIER_BIE_Msk (0x1U << TIM_DIER_BIE_Pos) /*!< 0x00000080 */
11833 #define TIM_DIER_BIE TIM_DIER_BIE_Msk /*!<Break interrupt enable */
11834 #define TIM_DIER_UDE_Pos (8U)
11835 #define TIM_DIER_UDE_Msk (0x1U << TIM_DIER_UDE_Pos) /*!< 0x00000100 */
11836 #define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */
11837 #define TIM_DIER_CC1DE_Pos (9U)
11838 #define TIM_DIER_CC1DE_Msk (0x1U << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */
11839 #define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */
11840 #define TIM_DIER_CC2DE_Pos (10U)
11841 #define TIM_DIER_CC2DE_Msk (0x1U << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */
11842 #define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */
11843 #define TIM_DIER_CC3DE_Pos (11U)
11844 #define TIM_DIER_CC3DE_Msk (0x1U << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */
11845 #define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */
11846 #define TIM_DIER_CC4DE_Pos (12U)
11847 #define TIM_DIER_CC4DE_Msk (0x1U << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */
11848 #define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */
11849 #define TIM_DIER_COMDE_Pos (13U)
11850 #define TIM_DIER_COMDE_Msk (0x1U << TIM_DIER_COMDE_Pos) /*!< 0x00002000 */
11851 #define TIM_DIER_COMDE TIM_DIER_COMDE_Msk /*!<COM DMA request enable */
11852 #define TIM_DIER_TDE_Pos (14U)
11853 #define TIM_DIER_TDE_Msk (0x1U << TIM_DIER_TDE_Pos) /*!< 0x00004000 */
11854 #define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */
11855
11856 /******************** Bit definition for TIM_SR register ********************/
11857 #define TIM_SR_UIF_Pos (0U)
11858 #define TIM_SR_UIF_Msk (0x1U << TIM_SR_UIF_Pos) /*!< 0x00000001 */
11859 #define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */
11860 #define TIM_SR_CC1IF_Pos (1U)
11861 #define TIM_SR_CC1IF_Msk (0x1U << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */
11862 #define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */
11863 #define TIM_SR_CC2IF_Pos (2U)
11864 #define TIM_SR_CC2IF_Msk (0x1U << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */
11865 #define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */
11866 #define TIM_SR_CC3IF_Pos (3U)
11867 #define TIM_SR_CC3IF_Msk (0x1U << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */
11868 #define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */
11869 #define TIM_SR_CC4IF_Pos (4U)
11870 #define TIM_SR_CC4IF_Msk (0x1U << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */
11871 #define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */
11872 #define TIM_SR_COMIF_Pos (5U)
11873 #define TIM_SR_COMIF_Msk (0x1U << TIM_SR_COMIF_Pos) /*!< 0x00000020 */
11874 #define TIM_SR_COMIF TIM_SR_COMIF_Msk /*!<COM interrupt Flag */
11875 #define TIM_SR_TIF_Pos (6U)
11876 #define TIM_SR_TIF_Msk (0x1U << TIM_SR_TIF_Pos) /*!< 0x00000040 */
11877 #define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */
11878 #define TIM_SR_BIF_Pos (7U)
11879 #define TIM_SR_BIF_Msk (0x1U << TIM_SR_BIF_Pos) /*!< 0x00000080 */
11880 #define TIM_SR_BIF TIM_SR_BIF_Msk /*!<Break interrupt Flag */
11881 #define TIM_SR_CC1OF_Pos (9U)
11882 #define TIM_SR_CC1OF_Msk (0x1U << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */
11883 #define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */
11884 #define TIM_SR_CC2OF_Pos (10U)
11885 #define TIM_SR_CC2OF_Msk (0x1U << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */
11886 #define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */
11887 #define TIM_SR_CC3OF_Pos (11U)
11888 #define TIM_SR_CC3OF_Msk (0x1U << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */
11889 #define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */
11890 #define TIM_SR_CC4OF_Pos (12U)
11891 #define TIM_SR_CC4OF_Msk (0x1U << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */
11892 #define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */
11893
11894 /******************* Bit definition for TIM_EGR register ********************/
11895 #define TIM_EGR_UG_Pos (0U)
11896 #define TIM_EGR_UG_Msk (0x1U << TIM_EGR_UG_Pos) /*!< 0x00000001 */
11897 #define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */
11898 #define TIM_EGR_CC1G_Pos (1U)
11899 #define TIM_EGR_CC1G_Msk (0x1U << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */
11900 #define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */
11901 #define TIM_EGR_CC2G_Pos (2U)
11902 #define TIM_EGR_CC2G_Msk (0x1U << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */
11903 #define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */
11904 #define TIM_EGR_CC3G_Pos (3U)
11905 #define TIM_EGR_CC3G_Msk (0x1U << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */
11906 #define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */
11907 #define TIM_EGR_CC4G_Pos (4U)
11908 #define TIM_EGR_CC4G_Msk (0x1U << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */
11909 #define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */
11910 #define TIM_EGR_COMG_Pos (5U)
11911 #define TIM_EGR_COMG_Msk (0x1U << TIM_EGR_COMG_Pos) /*!< 0x00000020 */
11912 #define TIM_EGR_COMG TIM_EGR_COMG_Msk /*!<Capture/Compare Control Update Generation */
11913 #define TIM_EGR_TG_Pos (6U)
11914 #define TIM_EGR_TG_Msk (0x1U << TIM_EGR_TG_Pos) /*!< 0x00000040 */
11915 #define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */
11916 #define TIM_EGR_BG_Pos (7U)
11917 #define TIM_EGR_BG_Msk (0x1U << TIM_EGR_BG_Pos) /*!< 0x00000080 */
11918 #define TIM_EGR_BG TIM_EGR_BG_Msk /*!<Break Generation */
11919
11920 /****************** Bit definition for TIM_CCMR1 register *******************/
11921 #define TIM_CCMR1_CC1S_Pos (0U)
11922 #define TIM_CCMR1_CC1S_Msk (0x3U << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */
11923 #define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
11924 #define TIM_CCMR1_CC1S_0 (0x1U << TIM_CCMR1_CC1S_Pos) /*!< 0x0001 */
11925 #define TIM_CCMR1_CC1S_1 (0x2U << TIM_CCMR1_CC1S_Pos) /*!< 0x0002 */
11926
11927 #define TIM_CCMR1_OC1FE_Pos (2U)
11928 #define TIM_CCMR1_OC1FE_Msk (0x1U << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */
11929 #define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */
11930 #define TIM_CCMR1_OC1PE_Pos (3U)
11931 #define TIM_CCMR1_OC1PE_Msk (0x1U << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */
11932 #define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */
11933
11934 #define TIM_CCMR1_OC1M_Pos (4U)
11935 #define TIM_CCMR1_OC1M_Msk (0x7U << TIM_CCMR1_OC1M_Pos) /*!< 0x00000070 */
11936 #define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
11937 #define TIM_CCMR1_OC1M_0 (0x1U << TIM_CCMR1_OC1M_Pos) /*!< 0x0010 */
11938 #define TIM_CCMR1_OC1M_1 (0x2U << TIM_CCMR1_OC1M_Pos) /*!< 0x0020 */
11939 #define TIM_CCMR1_OC1M_2 (0x4U << TIM_CCMR1_OC1M_Pos) /*!< 0x0040 */
11940
11941 #define TIM_CCMR1_OC1CE_Pos (7U)
11942 #define TIM_CCMR1_OC1CE_Msk (0x1U << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */
11943 #define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1Clear Enable */
11944
11945 #define TIM_CCMR1_CC2S_Pos (8U)
11946 #define TIM_CCMR1_CC2S_Msk (0x3U << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */
11947 #define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
11948 #define TIM_CCMR1_CC2S_0 (0x1U << TIM_CCMR1_CC2S_Pos) /*!< 0x0100 */
11949 #define TIM_CCMR1_CC2S_1 (0x2U << TIM_CCMR1_CC2S_Pos) /*!< 0x0200 */
11950
11951 #define TIM_CCMR1_OC2FE_Pos (10U)
11952 #define TIM_CCMR1_OC2FE_Msk (0x1U << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */
11953 #define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */
11954 #define TIM_CCMR1_OC2PE_Pos (11U)
11955 #define TIM_CCMR1_OC2PE_Msk (0x1U << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */
11956 #define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */
11957
11958 #define TIM_CCMR1_OC2M_Pos (12U)
11959 #define TIM_CCMR1_OC2M_Msk (0x7U << TIM_CCMR1_OC2M_Pos) /*!< 0x00007000 */
11960 #define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
11961 #define TIM_CCMR1_OC2M_0 (0x1U << TIM_CCMR1_OC2M_Pos) /*!< 0x1000 */
11962 #define TIM_CCMR1_OC2M_1 (0x2U << TIM_CCMR1_OC2M_Pos) /*!< 0x2000 */
11963 #define TIM_CCMR1_OC2M_2 (0x4U << TIM_CCMR1_OC2M_Pos) /*!< 0x4000 */
11964
11965 #define TIM_CCMR1_OC2CE_Pos (15U)
11966 #define TIM_CCMR1_OC2CE_Msk (0x1U << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */
11967 #define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */
11968
11969 /*----------------------------------------------------------------------------*/
11970
11971 #define TIM_CCMR1_IC1PSC_Pos (2U)
11972 #define TIM_CCMR1_IC1PSC_Msk (0x3U << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */
11973 #define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
11974 #define TIM_CCMR1_IC1PSC_0 (0x1U << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0004 */
11975 #define TIM_CCMR1_IC1PSC_1 (0x2U << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0008 */
11976
11977 #define TIM_CCMR1_IC1F_Pos (4U)
11978 #define TIM_CCMR1_IC1F_Msk (0xFU << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */
11979 #define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
11980 #define TIM_CCMR1_IC1F_0 (0x1U << TIM_CCMR1_IC1F_Pos) /*!< 0x0010 */
11981 #define TIM_CCMR1_IC1F_1 (0x2U << TIM_CCMR1_IC1F_Pos) /*!< 0x0020 */
11982 #define TIM_CCMR1_IC1F_2 (0x4U << TIM_CCMR1_IC1F_Pos) /*!< 0x0040 */
11983 #define TIM_CCMR1_IC1F_3 (0x8U << TIM_CCMR1_IC1F_Pos) /*!< 0x0080 */
11984
11985 #define TIM_CCMR1_IC2PSC_Pos (10U)
11986 #define TIM_CCMR1_IC2PSC_Msk (0x3U << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */
11987 #define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
11988 #define TIM_CCMR1_IC2PSC_0 (0x1U << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0400 */
11989 #define TIM_CCMR1_IC2PSC_1 (0x2U << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0800 */
11990
11991 #define TIM_CCMR1_IC2F_Pos (12U)
11992 #define TIM_CCMR1_IC2F_Msk (0xFU << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */
11993 #define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
11994 #define TIM_CCMR1_IC2F_0 (0x1U << TIM_CCMR1_IC2F_Pos) /*!< 0x1000 */
11995 #define TIM_CCMR1_IC2F_1 (0x2U << TIM_CCMR1_IC2F_Pos) /*!< 0x2000 */
11996 #define TIM_CCMR1_IC2F_2 (0x4U << TIM_CCMR1_IC2F_Pos) /*!< 0x4000 */
11997 #define TIM_CCMR1_IC2F_3 (0x8U << TIM_CCMR1_IC2F_Pos) /*!< 0x8000 */
11998
11999 /****************** Bit definition for TIM_CCMR2 register *******************/
12000 #define TIM_CCMR2_CC3S_Pos (0U)
12001 #define TIM_CCMR2_CC3S_Msk (0x3U << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */
12002 #define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
12003 #define TIM_CCMR2_CC3S_0 (0x1U << TIM_CCMR2_CC3S_Pos) /*!< 0x0001 */
12004 #define TIM_CCMR2_CC3S_1 (0x2U << TIM_CCMR2_CC3S_Pos) /*!< 0x0002 */
12005
12006 #define TIM_CCMR2_OC3FE_Pos (2U)
12007 #define TIM_CCMR2_OC3FE_Msk (0x1U << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */
12008 #define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */
12009 #define TIM_CCMR2_OC3PE_Pos (3U)
12010 #define TIM_CCMR2_OC3PE_Msk (0x1U << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */
12011 #define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */
12012
12013 #define TIM_CCMR2_OC3M_Pos (4U)
12014 #define TIM_CCMR2_OC3M_Msk (0x7U << TIM_CCMR2_OC3M_Pos) /*!< 0x00000070 */
12015 #define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
12016 #define TIM_CCMR2_OC3M_0 (0x1U << TIM_CCMR2_OC3M_Pos) /*!< 0x0010 */
12017 #define TIM_CCMR2_OC3M_1 (0x2U << TIM_CCMR2_OC3M_Pos) /*!< 0x0020 */
12018 #define TIM_CCMR2_OC3M_2 (0x4U << TIM_CCMR2_OC3M_Pos) /*!< 0x0040 */
12019
12020 #define TIM_CCMR2_OC3CE_Pos (7U)
12021 #define TIM_CCMR2_OC3CE_Msk (0x1U << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */
12022 #define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */
12023
12024 #define TIM_CCMR2_CC4S_Pos (8U)
12025 #define TIM_CCMR2_CC4S_Msk (0x3U << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */
12026 #define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
12027 #define TIM_CCMR2_CC4S_0 (0x1U << TIM_CCMR2_CC4S_Pos) /*!< 0x0100 */
12028 #define TIM_CCMR2_CC4S_1 (0x2U << TIM_CCMR2_CC4S_Pos) /*!< 0x0200 */
12029
12030 #define TIM_CCMR2_OC4FE_Pos (10U)
12031 #define TIM_CCMR2_OC4FE_Msk (0x1U << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */
12032 #define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */
12033 #define TIM_CCMR2_OC4PE_Pos (11U)
12034 #define TIM_CCMR2_OC4PE_Msk (0x1U << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */
12035 #define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */
12036
12037 #define TIM_CCMR2_OC4M_Pos (12U)
12038 #define TIM_CCMR2_OC4M_Msk (0x7U << TIM_CCMR2_OC4M_Pos) /*!< 0x00007000 */
12039 #define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
12040 #define TIM_CCMR2_OC4M_0 (0x1U << TIM_CCMR2_OC4M_Pos) /*!< 0x1000 */
12041 #define TIM_CCMR2_OC4M_1 (0x2U << TIM_CCMR2_OC4M_Pos) /*!< 0x2000 */
12042 #define TIM_CCMR2_OC4M_2 (0x4U << TIM_CCMR2_OC4M_Pos) /*!< 0x4000 */
12043
12044 #define TIM_CCMR2_OC4CE_Pos (15U)
12045 #define TIM_CCMR2_OC4CE_Msk (0x1U << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */
12046 #define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */
12047
12048 /*----------------------------------------------------------------------------*/
12049
12050 #define TIM_CCMR2_IC3PSC_Pos (2U)
12051 #define TIM_CCMR2_IC3PSC_Msk (0x3U << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */
12052 #define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
12053 #define TIM_CCMR2_IC3PSC_0 (0x1U << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0004 */
12054 #define TIM_CCMR2_IC3PSC_1 (0x2U << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0008 */
12055
12056 #define TIM_CCMR2_IC3F_Pos (4U)
12057 #define TIM_CCMR2_IC3F_Msk (0xFU << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */
12058 #define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
12059 #define TIM_CCMR2_IC3F_0 (0x1U << TIM_CCMR2_IC3F_Pos) /*!< 0x0010 */
12060 #define TIM_CCMR2_IC3F_1 (0x2U << TIM_CCMR2_IC3F_Pos) /*!< 0x0020 */
12061 #define TIM_CCMR2_IC3F_2 (0x4U << TIM_CCMR2_IC3F_Pos) /*!< 0x0040 */
12062 #define TIM_CCMR2_IC3F_3 (0x8U << TIM_CCMR2_IC3F_Pos) /*!< 0x0080 */
12063
12064 #define TIM_CCMR2_IC4PSC_Pos (10U)
12065 #define TIM_CCMR2_IC4PSC_Msk (0x3U << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */
12066 #define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
12067 #define TIM_CCMR2_IC4PSC_0 (0x1U << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0400 */
12068 #define TIM_CCMR2_IC4PSC_1 (0x2U << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0800 */
12069
12070 #define TIM_CCMR2_IC4F_Pos (12U)
12071 #define TIM_CCMR2_IC4F_Msk (0xFU << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */
12072 #define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
12073 #define TIM_CCMR2_IC4F_0 (0x1U << TIM_CCMR2_IC4F_Pos) /*!< 0x1000 */
12074 #define TIM_CCMR2_IC4F_1 (0x2U << TIM_CCMR2_IC4F_Pos) /*!< 0x2000 */
12075 #define TIM_CCMR2_IC4F_2 (0x4U << TIM_CCMR2_IC4F_Pos) /*!< 0x4000 */
12076 #define TIM_CCMR2_IC4F_3 (0x8U << TIM_CCMR2_IC4F_Pos) /*!< 0x8000 */
12077
12078 /******************* Bit definition for TIM_CCER register *******************/
12079 #define TIM_CCER_CC1E_Pos (0U)
12080 #define TIM_CCER_CC1E_Msk (0x1U << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */
12081 #define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */
12082 #define TIM_CCER_CC1P_Pos (1U)
12083 #define TIM_CCER_CC1P_Msk (0x1U << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */
12084 #define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */
12085 #define TIM_CCER_CC1NE_Pos (2U)
12086 #define TIM_CCER_CC1NE_Msk (0x1U << TIM_CCER_CC1NE_Pos) /*!< 0x00000004 */
12087 #define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk /*!<Capture/Compare 1 Complementary output enable */
12088 #define TIM_CCER_CC1NP_Pos (3U)
12089 #define TIM_CCER_CC1NP_Msk (0x1U << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */
12090 #define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */
12091 #define TIM_CCER_CC2E_Pos (4U)
12092 #define TIM_CCER_CC2E_Msk (0x1U << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */
12093 #define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */
12094 #define TIM_CCER_CC2P_Pos (5U)
12095 #define TIM_CCER_CC2P_Msk (0x1U << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */
12096 #define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */
12097 #define TIM_CCER_CC2NE_Pos (6U)
12098 #define TIM_CCER_CC2NE_Msk (0x1U << TIM_CCER_CC2NE_Pos) /*!< 0x00000040 */
12099 #define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk /*!<Capture/Compare 2 Complementary output enable */
12100 #define TIM_CCER_CC2NP_Pos (7U)
12101 #define TIM_CCER_CC2NP_Msk (0x1U << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */
12102 #define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */
12103 #define TIM_CCER_CC3E_Pos (8U)
12104 #define TIM_CCER_CC3E_Msk (0x1U << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */
12105 #define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */
12106 #define TIM_CCER_CC3P_Pos (9U)
12107 #define TIM_CCER_CC3P_Msk (0x1U << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */
12108 #define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */
12109 #define TIM_CCER_CC3NE_Pos (10U)
12110 #define TIM_CCER_CC3NE_Msk (0x1U << TIM_CCER_CC3NE_Pos) /*!< 0x00000400 */
12111 #define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk /*!<Capture/Compare 3 Complementary output enable */
12112 #define TIM_CCER_CC3NP_Pos (11U)
12113 #define TIM_CCER_CC3NP_Msk (0x1U << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */
12114 #define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */
12115 #define TIM_CCER_CC4E_Pos (12U)
12116 #define TIM_CCER_CC4E_Msk (0x1U << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */
12117 #define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */
12118 #define TIM_CCER_CC4P_Pos (13U)
12119 #define TIM_CCER_CC4P_Msk (0x1U << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */
12120 #define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */
12121 #define TIM_CCER_CC4NP_Pos (15U)
12122 #define TIM_CCER_CC4NP_Msk (0x1U << TIM_CCER_CC4NP_Pos) /*!< 0x00008000 */
12123 #define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk /*!<Capture/Compare 4 Complementary output Polarity */
12124
12125 /******************* Bit definition for TIM_CNT register ********************/
12126 #define TIM_CNT_CNT_Pos (0U)
12127 #define TIM_CNT_CNT_Msk (0xFFFFFFFFU << TIM_CNT_CNT_Pos) /*!< 0xFFFFFFFF */
12128 #define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */
12129
12130 /******************* Bit definition for TIM_PSC register ********************/
12131 #define TIM_PSC_PSC_Pos (0U)
12132 #define TIM_PSC_PSC_Msk (0xFFFFU << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */
12133 #define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */
12134
12135 /******************* Bit definition for TIM_ARR register ********************/
12136 #define TIM_ARR_ARR_Pos (0U)
12137 #define TIM_ARR_ARR_Msk (0xFFFFFFFFU << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
12138 #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-reload Value */
12139
12140 /******************* Bit definition for TIM_RCR register ********************/
12141 #define TIM_RCR_REP_Pos (0U)
12142 #define TIM_RCR_REP_Msk (0xFFU << TIM_RCR_REP_Pos) /*!< 0x000000FF */
12143 #define TIM_RCR_REP TIM_RCR_REP_Msk /*!<Repetition Counter Value */
12144
12145 /******************* Bit definition for TIM_CCR1 register *******************/
12146 #define TIM_CCR1_CCR1_Pos (0U)
12147 #define TIM_CCR1_CCR1_Msk (0xFFFFU << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */
12148 #define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */
12149
12150 /******************* Bit definition for TIM_CCR2 register *******************/
12151 #define TIM_CCR2_CCR2_Pos (0U)
12152 #define TIM_CCR2_CCR2_Msk (0xFFFFU << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */
12153 #define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */
12154
12155 /******************* Bit definition for TIM_CCR3 register *******************/
12156 #define TIM_CCR3_CCR3_Pos (0U)
12157 #define TIM_CCR3_CCR3_Msk (0xFFFFU << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */
12158 #define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */
12159
12160 /******************* Bit definition for TIM_CCR4 register *******************/
12161 #define TIM_CCR4_CCR4_Pos (0U)
12162 #define TIM_CCR4_CCR4_Msk (0xFFFFU << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
12163 #define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */
12164
12165 /******************* Bit definition for TIM_BDTR register *******************/
12166 #define TIM_BDTR_DTG_Pos (0U)
12167 #define TIM_BDTR_DTG_Msk (0xFFU << TIM_BDTR_DTG_Pos) /*!< 0x000000FF */
12168 #define TIM_BDTR_DTG TIM_BDTR_DTG_Msk /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
12169 #define TIM_BDTR_DTG_0 (0x01U << TIM_BDTR_DTG_Pos) /*!< 0x0001 */
12170 #define TIM_BDTR_DTG_1 (0x02U << TIM_BDTR_DTG_Pos) /*!< 0x0002 */
12171 #define TIM_BDTR_DTG_2 (0x04U << TIM_BDTR_DTG_Pos) /*!< 0x0004 */
12172 #define TIM_BDTR_DTG_3 (0x08U << TIM_BDTR_DTG_Pos) /*!< 0x0008 */
12173 #define TIM_BDTR_DTG_4 (0x10U << TIM_BDTR_DTG_Pos) /*!< 0x0010 */
12174 #define TIM_BDTR_DTG_5 (0x20U << TIM_BDTR_DTG_Pos) /*!< 0x0020 */
12175 #define TIM_BDTR_DTG_6 (0x40U << TIM_BDTR_DTG_Pos) /*!< 0x0040 */
12176 #define TIM_BDTR_DTG_7 (0x80U << TIM_BDTR_DTG_Pos) /*!< 0x0080 */
12177
12178 #define TIM_BDTR_LOCK_Pos (8U)
12179 #define TIM_BDTR_LOCK_Msk (0x3U << TIM_BDTR_LOCK_Pos) /*!< 0x00000300 */
12180 #define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk /*!<LOCK[1:0] bits (Lock Configuration) */
12181 #define TIM_BDTR_LOCK_0 (0x1U << TIM_BDTR_LOCK_Pos) /*!< 0x0100 */
12182 #define TIM_BDTR_LOCK_1 (0x2U << TIM_BDTR_LOCK_Pos) /*!< 0x0200 */
12183
12184 #define TIM_BDTR_OSSI_Pos (10U)
12185 #define TIM_BDTR_OSSI_Msk (0x1U << TIM_BDTR_OSSI_Pos) /*!< 0x00000400 */
12186 #define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk /*!<Off-State Selection for Idle mode */
12187 #define TIM_BDTR_OSSR_Pos (11U)
12188 #define TIM_BDTR_OSSR_Msk (0x1U << TIM_BDTR_OSSR_Pos) /*!< 0x00000800 */
12189 #define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk /*!<Off-State Selection for Run mode */
12190 #define TIM_BDTR_BKE_Pos (12U)
12191 #define TIM_BDTR_BKE_Msk (0x1U << TIM_BDTR_BKE_Pos) /*!< 0x00001000 */
12192 #define TIM_BDTR_BKE TIM_BDTR_BKE_Msk /*!<Break enable */
12193 #define TIM_BDTR_BKP_Pos (13U)
12194 #define TIM_BDTR_BKP_Msk (0x1U << TIM_BDTR_BKP_Pos) /*!< 0x00002000 */
12195 #define TIM_BDTR_BKP TIM_BDTR_BKP_Msk /*!<Break Polarity */
12196 #define TIM_BDTR_AOE_Pos (14U)
12197 #define TIM_BDTR_AOE_Msk (0x1U << TIM_BDTR_AOE_Pos) /*!< 0x00004000 */
12198 #define TIM_BDTR_AOE TIM_BDTR_AOE_Msk /*!<Automatic Output enable */
12199 #define TIM_BDTR_MOE_Pos (15U)
12200 #define TIM_BDTR_MOE_Msk (0x1U << TIM_BDTR_MOE_Pos) /*!< 0x00008000 */
12201 #define TIM_BDTR_MOE TIM_BDTR_MOE_Msk /*!<Main Output enable */
12202
12203 /******************* Bit definition for TIM_DCR register ********************/
12204 #define TIM_DCR_DBA_Pos (0U)
12205 #define TIM_DCR_DBA_Msk (0x1FU << TIM_DCR_DBA_Pos) /*!< 0x0000001F */
12206 #define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */
12207 #define TIM_DCR_DBA_0 (0x01U << TIM_DCR_DBA_Pos) /*!< 0x0001 */
12208 #define TIM_DCR_DBA_1 (0x02U << TIM_DCR_DBA_Pos) /*!< 0x0002 */
12209 #define TIM_DCR_DBA_2 (0x04U << TIM_DCR_DBA_Pos) /*!< 0x0004 */
12210 #define TIM_DCR_DBA_3 (0x08U << TIM_DCR_DBA_Pos) /*!< 0x0008 */
12211 #define TIM_DCR_DBA_4 (0x10U << TIM_DCR_DBA_Pos) /*!< 0x0010 */
12212
12213 #define TIM_DCR_DBL_Pos (8U)
12214 #define TIM_DCR_DBL_Msk (0x1FU << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */
12215 #define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */
12216 #define TIM_DCR_DBL_0 (0x01U << TIM_DCR_DBL_Pos) /*!< 0x0100 */
12217 #define TIM_DCR_DBL_1 (0x02U << TIM_DCR_DBL_Pos) /*!< 0x0200 */
12218 #define TIM_DCR_DBL_2 (0x04U << TIM_DCR_DBL_Pos) /*!< 0x0400 */
12219 #define TIM_DCR_DBL_3 (0x08U << TIM_DCR_DBL_Pos) /*!< 0x0800 */
12220 #define TIM_DCR_DBL_4 (0x10U << TIM_DCR_DBL_Pos) /*!< 0x1000 */
12221
12222 /******************* Bit definition for TIM_DMAR register *******************/
12223 #define TIM_DMAR_DMAB_Pos (0U)
12224 #define TIM_DMAR_DMAB_Msk (0xFFFFU << TIM_DMAR_DMAB_Pos) /*!< 0x0000FFFF */
12225 #define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */
12226
12227 /******************* Bit definition for TIM_OR register *********************/
12228 #define TIM_OR_TI1_RMP_Pos (0U)
12229 #define TIM_OR_TI1_RMP_Msk (0x3U << TIM_OR_TI1_RMP_Pos) /*!< 0x00000003 */
12230 #define TIM_OR_TI1_RMP TIM_OR_TI1_RMP_Msk /*!< TI1_RMP[1:0] bits (TIM11 Input Capture 1 remap) */
12231 #define TIM_OR_TI1_RMP_0 (0x1U << TIM_OR_TI1_RMP_Pos) /*!< 0x00000001 */
12232 #define TIM_OR_TI1_RMP_1 (0x2U << TIM_OR_TI1_RMP_Pos) /*!< 0x00000002 */
12233
12234 #define TIM_OR_TI4_RMP_Pos (6U)
12235 #define TIM_OR_TI4_RMP_Msk (0x3U << TIM_OR_TI4_RMP_Pos) /*!< 0x000000C0 */
12236 #define TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap) */
12237 #define TIM_OR_TI4_RMP_0 (0x1U << TIM_OR_TI4_RMP_Pos) /*!< 0x0040 */
12238 #define TIM_OR_TI4_RMP_1 (0x2U << TIM_OR_TI4_RMP_Pos) /*!< 0x0080 */
12239 #define TIM_OR_ITR1_RMP_Pos (10U)
12240 #define TIM_OR_ITR1_RMP_Msk (0x3U << TIM_OR_ITR1_RMP_Pos) /*!< 0x00000C00 */
12241 #define TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */
12242 #define TIM_OR_ITR1_RMP_0 (0x1U << TIM_OR_ITR1_RMP_Pos) /*!< 0x0400 */
12243 #define TIM_OR_ITR1_RMP_1 (0x2U << TIM_OR_ITR1_RMP_Pos) /*!< 0x0800 */
12244
12245
12246 /******************************************************************************/
12247 /* */
12248 /* Universal Synchronous Asynchronous Receiver Transmitter */
12249 /* */
12250 /******************************************************************************/
12251 /******************* Bit definition for USART_SR register *******************/
12252 #define USART_SR_PE_Pos (0U)
12253 #define USART_SR_PE_Msk (0x1U << USART_SR_PE_Pos) /*!< 0x00000001 */
12254 #define USART_SR_PE USART_SR_PE_Msk /*!<Parity Error */
12255 #define USART_SR_FE_Pos (1U)
12256 #define USART_SR_FE_Msk (0x1U << USART_SR_FE_Pos) /*!< 0x00000002 */
12257 #define USART_SR_FE USART_SR_FE_Msk /*!<Framing Error */
12258 #define USART_SR_NE_Pos (2U)
12259 #define USART_SR_NE_Msk (0x1U << USART_SR_NE_Pos) /*!< 0x00000004 */
12260 #define USART_SR_NE USART_SR_NE_Msk /*!<Noise Error Flag */
12261 #define USART_SR_ORE_Pos (3U)
12262 #define USART_SR_ORE_Msk (0x1U << USART_SR_ORE_Pos) /*!< 0x00000008 */
12263 #define USART_SR_ORE USART_SR_ORE_Msk /*!<OverRun Error */
12264 #define USART_SR_IDLE_Pos (4U)
12265 #define USART_SR_IDLE_Msk (0x1U << USART_SR_IDLE_Pos) /*!< 0x00000010 */
12266 #define USART_SR_IDLE USART_SR_IDLE_Msk /*!<IDLE line detected */
12267 #define USART_SR_RXNE_Pos (5U)
12268 #define USART_SR_RXNE_Msk (0x1U << USART_SR_RXNE_Pos) /*!< 0x00000020 */
12269 #define USART_SR_RXNE USART_SR_RXNE_Msk /*!<Read Data Register Not Empty */
12270 #define USART_SR_TC_Pos (6U)
12271 #define USART_SR_TC_Msk (0x1U << USART_SR_TC_Pos) /*!< 0x00000040 */
12272 #define USART_SR_TC USART_SR_TC_Msk /*!<Transmission Complete */
12273 #define USART_SR_TXE_Pos (7U)
12274 #define USART_SR_TXE_Msk (0x1U << USART_SR_TXE_Pos) /*!< 0x00000080 */
12275 #define USART_SR_TXE USART_SR_TXE_Msk /*!<Transmit Data Register Empty */
12276 #define USART_SR_LBD_Pos (8U)
12277 #define USART_SR_LBD_Msk (0x1U << USART_SR_LBD_Pos) /*!< 0x00000100 */
12278 #define USART_SR_LBD USART_SR_LBD_Msk /*!<LIN Break Detection Flag */
12279 #define USART_SR_CTS_Pos (9U)
12280 #define USART_SR_CTS_Msk (0x1U << USART_SR_CTS_Pos) /*!< 0x00000200 */
12281 #define USART_SR_CTS USART_SR_CTS_Msk /*!<CTS Flag */
12282
12283 /******************* Bit definition for USART_DR register *******************/
12284 #define USART_DR_DR_Pos (0U)
12285 #define USART_DR_DR_Msk (0x1FFU << USART_DR_DR_Pos) /*!< 0x000001FF */
12286 #define USART_DR_DR USART_DR_DR_Msk /*!<Data value */
12287
12288 /****************** Bit definition for USART_BRR register *******************/
12289 #define USART_BRR_DIV_Fraction_Pos (0U)
12290 #define USART_BRR_DIV_Fraction_Msk (0xFU << USART_BRR_DIV_Fraction_Pos) /*!< 0x0000000F */
12291 #define USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk /*!<Fraction of USARTDIV */
12292 #define USART_BRR_DIV_Mantissa_Pos (4U)
12293 #define USART_BRR_DIV_Mantissa_Msk (0xFFFU << USART_BRR_DIV_Mantissa_Pos) /*!< 0x0000FFF0 */
12294 #define USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk /*!<Mantissa of USARTDIV */
12295
12296 /****************** Bit definition for USART_CR1 register *******************/
12297 #define USART_CR1_SBK_Pos (0U)
12298 #define USART_CR1_SBK_Msk (0x1U << USART_CR1_SBK_Pos) /*!< 0x00000001 */
12299 #define USART_CR1_SBK USART_CR1_SBK_Msk /*!<Send Break */
12300 #define USART_CR1_RWU_Pos (1U)
12301 #define USART_CR1_RWU_Msk (0x1U << USART_CR1_RWU_Pos) /*!< 0x00000002 */
12302 #define USART_CR1_RWU USART_CR1_RWU_Msk /*!<Receiver wakeup */
12303 #define USART_CR1_RE_Pos (2U)
12304 #define USART_CR1_RE_Msk (0x1U << USART_CR1_RE_Pos) /*!< 0x00000004 */
12305 #define USART_CR1_RE USART_CR1_RE_Msk /*!<Receiver Enable */
12306 #define USART_CR1_TE_Pos (3U)
12307 #define USART_CR1_TE_Msk (0x1U << USART_CR1_TE_Pos) /*!< 0x00000008 */
12308 #define USART_CR1_TE USART_CR1_TE_Msk /*!<Transmitter Enable */
12309 #define USART_CR1_IDLEIE_Pos (4U)
12310 #define USART_CR1_IDLEIE_Msk (0x1U << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */
12311 #define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!<IDLE Interrupt Enable */
12312 #define USART_CR1_RXNEIE_Pos (5U)
12313 #define USART_CR1_RXNEIE_Msk (0x1U << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */
12314 #define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!<RXNE Interrupt Enable */
12315 #define USART_CR1_TCIE_Pos (6U)
12316 #define USART_CR1_TCIE_Msk (0x1U << USART_CR1_TCIE_Pos) /*!< 0x00000040 */
12317 #define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!<Transmission Complete Interrupt Enable */
12318 #define USART_CR1_TXEIE_Pos (7U)
12319 #define USART_CR1_TXEIE_Msk (0x1U << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */
12320 #define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!<TXE Interrupt Enable */
12321 #define USART_CR1_PEIE_Pos (8U)
12322 #define USART_CR1_PEIE_Msk (0x1U << USART_CR1_PEIE_Pos) /*!< 0x00000100 */
12323 #define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!<PE Interrupt Enable */
12324 #define USART_CR1_PS_Pos (9U)
12325 #define USART_CR1_PS_Msk (0x1U << USART_CR1_PS_Pos) /*!< 0x00000200 */
12326 #define USART_CR1_PS USART_CR1_PS_Msk /*!<Parity Selection */
12327 #define USART_CR1_PCE_Pos (10U)
12328 #define USART_CR1_PCE_Msk (0x1U << USART_CR1_PCE_Pos) /*!< 0x00000400 */
12329 #define USART_CR1_PCE USART_CR1_PCE_Msk /*!<Parity Control Enable */
12330 #define USART_CR1_WAKE_Pos (11U)
12331 #define USART_CR1_WAKE_Msk (0x1U << USART_CR1_WAKE_Pos) /*!< 0x00000800 */
12332 #define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!<Wakeup method */
12333 #define USART_CR1_M_Pos (12U)
12334 #define USART_CR1_M_Msk (0x1U << USART_CR1_M_Pos) /*!< 0x00001000 */
12335 #define USART_CR1_M USART_CR1_M_Msk /*!<Word length */
12336 #define USART_CR1_UE_Pos (13U)
12337 #define USART_CR1_UE_Msk (0x1U << USART_CR1_UE_Pos) /*!< 0x00002000 */
12338 #define USART_CR1_UE USART_CR1_UE_Msk /*!<USART Enable */
12339 #define USART_CR1_OVER8_Pos (15U)
12340 #define USART_CR1_OVER8_Msk (0x1U << USART_CR1_OVER8_Pos) /*!< 0x00008000 */
12341 #define USART_CR1_OVER8 USART_CR1_OVER8_Msk /*!<USART Oversampling by 8 enable */
12342
12343 /****************** Bit definition for USART_CR2 register *******************/
12344 #define USART_CR2_ADD_Pos (0U)
12345 #define USART_CR2_ADD_Msk (0xFU << USART_CR2_ADD_Pos) /*!< 0x0000000F */
12346 #define USART_CR2_ADD USART_CR2_ADD_Msk /*!<Address of the USART node */
12347 #define USART_CR2_LBDL_Pos (5U)
12348 #define USART_CR2_LBDL_Msk (0x1U << USART_CR2_LBDL_Pos) /*!< 0x00000020 */
12349 #define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!<LIN Break Detection Length */
12350 #define USART_CR2_LBDIE_Pos (6U)
12351 #define USART_CR2_LBDIE_Msk (0x1U << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */
12352 #define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!<LIN Break Detection Interrupt Enable */
12353 #define USART_CR2_LBCL_Pos (8U)
12354 #define USART_CR2_LBCL_Msk (0x1U << USART_CR2_LBCL_Pos) /*!< 0x00000100 */
12355 #define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!<Last Bit Clock pulse */
12356 #define USART_CR2_CPHA_Pos (9U)
12357 #define USART_CR2_CPHA_Msk (0x1U << USART_CR2_CPHA_Pos) /*!< 0x00000200 */
12358 #define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!<Clock Phase */
12359 #define USART_CR2_CPOL_Pos (10U)
12360 #define USART_CR2_CPOL_Msk (0x1U << USART_CR2_CPOL_Pos) /*!< 0x00000400 */
12361 #define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!<Clock Polarity */
12362 #define USART_CR2_CLKEN_Pos (11U)
12363 #define USART_CR2_CLKEN_Msk (0x1U << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */
12364 #define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!<Clock Enable */
12365
12366 #define USART_CR2_STOP_Pos (12U)
12367 #define USART_CR2_STOP_Msk (0x3U << USART_CR2_STOP_Pos) /*!< 0x00003000 */
12368 #define USART_CR2_STOP USART_CR2_STOP_Msk /*!<STOP[1:0] bits (STOP bits) */
12369 #define USART_CR2_STOP_0 (0x1U << USART_CR2_STOP_Pos) /*!< 0x1000 */
12370 #define USART_CR2_STOP_1 (0x2U << USART_CR2_STOP_Pos) /*!< 0x2000 */
12371
12372 #define USART_CR2_LINEN_Pos (14U)
12373 #define USART_CR2_LINEN_Msk (0x1U << USART_CR2_LINEN_Pos) /*!< 0x00004000 */
12374 #define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!<LIN mode enable */
12375
12376 /****************** Bit definition for USART_CR3 register *******************/
12377 #define USART_CR3_EIE_Pos (0U)
12378 #define USART_CR3_EIE_Msk (0x1U << USART_CR3_EIE_Pos) /*!< 0x00000001 */
12379 #define USART_CR3_EIE USART_CR3_EIE_Msk /*!<Error Interrupt Enable */
12380 #define USART_CR3_IREN_Pos (1U)
12381 #define USART_CR3_IREN_Msk (0x1U << USART_CR3_IREN_Pos) /*!< 0x00000002 */
12382 #define USART_CR3_IREN USART_CR3_IREN_Msk /*!<IrDA mode Enable */
12383 #define USART_CR3_IRLP_Pos (2U)
12384 #define USART_CR3_IRLP_Msk (0x1U << USART_CR3_IRLP_Pos) /*!< 0x00000004 */
12385 #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!<IrDA Low-Power */
12386 #define USART_CR3_HDSEL_Pos (3U)
12387 #define USART_CR3_HDSEL_Msk (0x1U << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */
12388 #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!<Half-Duplex Selection */
12389 #define USART_CR3_NACK_Pos (4U)
12390 #define USART_CR3_NACK_Msk (0x1U << USART_CR3_NACK_Pos) /*!< 0x00000010 */
12391 #define USART_CR3_NACK USART_CR3_NACK_Msk /*!<Smartcard NACK enable */
12392 #define USART_CR3_SCEN_Pos (5U)
12393 #define USART_CR3_SCEN_Msk (0x1U << USART_CR3_SCEN_Pos) /*!< 0x00000020 */
12394 #define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!<Smartcard mode enable */
12395 #define USART_CR3_DMAR_Pos (6U)
12396 #define USART_CR3_DMAR_Msk (0x1U << USART_CR3_DMAR_Pos) /*!< 0x00000040 */
12397 #define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!<DMA Enable Receiver */
12398 #define USART_CR3_DMAT_Pos (7U)
12399 #define USART_CR3_DMAT_Msk (0x1U << USART_CR3_DMAT_Pos) /*!< 0x00000080 */
12400 #define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!<DMA Enable Transmitter */
12401 #define USART_CR3_RTSE_Pos (8U)
12402 #define USART_CR3_RTSE_Msk (0x1U << USART_CR3_RTSE_Pos) /*!< 0x00000100 */
12403 #define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!<RTS Enable */
12404 #define USART_CR3_CTSE_Pos (9U)
12405 #define USART_CR3_CTSE_Msk (0x1U << USART_CR3_CTSE_Pos) /*!< 0x00000200 */
12406 #define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!<CTS Enable */
12407 #define USART_CR3_CTSIE_Pos (10U)
12408 #define USART_CR3_CTSIE_Msk (0x1U << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */
12409 #define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!<CTS Interrupt Enable */
12410 #define USART_CR3_ONEBIT_Pos (11U)
12411 #define USART_CR3_ONEBIT_Msk (0x1U << USART_CR3_ONEBIT_Pos) /*!< 0x00000800 */
12412 #define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk /*!<USART One bit method enable */
12413
12414 /****************** Bit definition for USART_GTPR register ******************/
12415 #define USART_GTPR_PSC_Pos (0U)
12416 #define USART_GTPR_PSC_Msk (0xFFU << USART_GTPR_PSC_Pos) /*!< 0x000000FF */
12417 #define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!<PSC[7:0] bits (Prescaler value) */
12418 #define USART_GTPR_PSC_0 (0x01U << USART_GTPR_PSC_Pos) /*!< 0x0001 */
12419 #define USART_GTPR_PSC_1 (0x02U << USART_GTPR_PSC_Pos) /*!< 0x0002 */
12420 #define USART_GTPR_PSC_2 (0x04U << USART_GTPR_PSC_Pos) /*!< 0x0004 */
12421 #define USART_GTPR_PSC_3 (0x08U << USART_GTPR_PSC_Pos) /*!< 0x0008 */
12422 #define USART_GTPR_PSC_4 (0x10U << USART_GTPR_PSC_Pos) /*!< 0x0010 */
12423 #define USART_GTPR_PSC_5 (0x20U << USART_GTPR_PSC_Pos) /*!< 0x0020 */
12424 #define USART_GTPR_PSC_6 (0x40U << USART_GTPR_PSC_Pos) /*!< 0x0040 */
12425 #define USART_GTPR_PSC_7 (0x80U << USART_GTPR_PSC_Pos) /*!< 0x0080 */
12426
12427 #define USART_GTPR_GT_Pos (8U)
12428 #define USART_GTPR_GT_Msk (0xFFU << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */
12429 #define USART_GTPR_GT USART_GTPR_GT_Msk /*!<Guard time value */
12430
12431 /******************************************************************************/
12432 /* */
12433 /* Window WATCHDOG */
12434 /* */
12435 /******************************************************************************/
12436 /******************* Bit definition for WWDG_CR register ********************/
12437 #define WWDG_CR_T_Pos (0U)
12438 #define WWDG_CR_T_Msk (0x7FU << WWDG_CR_T_Pos) /*!< 0x0000007F */
12439 #define WWDG_CR_T WWDG_CR_T_Msk /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
12440 #define WWDG_CR_T_0 (0x01U << WWDG_CR_T_Pos) /*!< 0x01 */
12441 #define WWDG_CR_T_1 (0x02U << WWDG_CR_T_Pos) /*!< 0x02 */
12442 #define WWDG_CR_T_2 (0x04U << WWDG_CR_T_Pos) /*!< 0x04 */
12443 #define WWDG_CR_T_3 (0x08U << WWDG_CR_T_Pos) /*!< 0x08 */
12444 #define WWDG_CR_T_4 (0x10U << WWDG_CR_T_Pos) /*!< 0x10 */
12445 #define WWDG_CR_T_5 (0x20U << WWDG_CR_T_Pos) /*!< 0x20 */
12446 #define WWDG_CR_T_6 (0x40U << WWDG_CR_T_Pos) /*!< 0x40 */
12447 /* Legacy defines */
12448 #define WWDG_CR_T0 WWDG_CR_T_0
12449 #define WWDG_CR_T1 WWDG_CR_T_1
12450 #define WWDG_CR_T2 WWDG_CR_T_2
12451 #define WWDG_CR_T3 WWDG_CR_T_3
12452 #define WWDG_CR_T4 WWDG_CR_T_4
12453 #define WWDG_CR_T5 WWDG_CR_T_5
12454 #define WWDG_CR_T6 WWDG_CR_T_6
12455
12456 #define WWDG_CR_WDGA_Pos (7U)
12457 #define WWDG_CR_WDGA_Msk (0x1U << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */
12458 #define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!<Activation bit */
12459
12460 /******************* Bit definition for WWDG_CFR register *******************/
12461 #define WWDG_CFR_W_Pos (0U)
12462 #define WWDG_CFR_W_Msk (0x7FU << WWDG_CFR_W_Pos) /*!< 0x0000007F */
12463 #define WWDG_CFR_W WWDG_CFR_W_Msk /*!<W[6:0] bits (7-bit window value) */
12464 #define WWDG_CFR_W_0 (0x01U << WWDG_CFR_W_Pos) /*!< 0x0001 */
12465 #define WWDG_CFR_W_1 (0x02U << WWDG_CFR_W_Pos) /*!< 0x0002 */
12466 #define WWDG_CFR_W_2 (0x04U << WWDG_CFR_W_Pos) /*!< 0x0004 */
12467 #define WWDG_CFR_W_3 (0x08U << WWDG_CFR_W_Pos) /*!< 0x0008 */
12468 #define WWDG_CFR_W_4 (0x10U << WWDG_CFR_W_Pos) /*!< 0x0010 */
12469 #define WWDG_CFR_W_5 (0x20U << WWDG_CFR_W_Pos) /*!< 0x0020 */
12470 #define WWDG_CFR_W_6 (0x40U << WWDG_CFR_W_Pos) /*!< 0x0040 */
12471 /* Legacy defines */
12472 #define WWDG_CFR_W0 WWDG_CFR_W_0
12473 #define WWDG_CFR_W1 WWDG_CFR_W_1
12474 #define WWDG_CFR_W2 WWDG_CFR_W_2
12475 #define WWDG_CFR_W3 WWDG_CFR_W_3
12476 #define WWDG_CFR_W4 WWDG_CFR_W_4
12477 #define WWDG_CFR_W5 WWDG_CFR_W_5
12478 #define WWDG_CFR_W6 WWDG_CFR_W_6
12479
12480 #define WWDG_CFR_WDGTB_Pos (7U)
12481 #define WWDG_CFR_WDGTB_Msk (0x3U << WWDG_CFR_WDGTB_Pos) /*!< 0x00000180 */
12482 #define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!<WDGTB[1:0] bits (Timer Base) */
12483 #define WWDG_CFR_WDGTB_0 (0x1U << WWDG_CFR_WDGTB_Pos) /*!< 0x0080 */
12484 #define WWDG_CFR_WDGTB_1 (0x2U << WWDG_CFR_WDGTB_Pos) /*!< 0x0100 */
12485 /* Legacy defines */
12486 #define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
12487 #define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
12488
12489 #define WWDG_CFR_EWI_Pos (9U)
12490 #define WWDG_CFR_EWI_Msk (0x1U << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */
12491 #define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!<Early Wakeup Interrupt */
12492
12493 /******************* Bit definition for WWDG_SR register ********************/
12494 #define WWDG_SR_EWIF_Pos (0U)
12495 #define WWDG_SR_EWIF_Msk (0x1U << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */
12496 #define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!<Early Wakeup Interrupt Flag */
12497
12498
12499 /******************************************************************************/
12500 /* */
12501 /* DBG */
12502 /* */
12503 /******************************************************************************/
12504 /******************** Bit definition for DBGMCU_IDCODE register *************/
12505 #define DBGMCU_IDCODE_DEV_ID_Pos (0U)
12506 #define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFU << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
12507 #define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk
12508 #define DBGMCU_IDCODE_REV_ID_Pos (16U)
12509 #define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFU << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
12510 #define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk
12511
12512 /******************** Bit definition for DBGMCU_CR register *****************/
12513 #define DBGMCU_CR_DBG_SLEEP_Pos (0U)
12514 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1U << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
12515 #define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk
12516 #define DBGMCU_CR_DBG_STOP_Pos (1U)
12517 #define DBGMCU_CR_DBG_STOP_Msk (0x1U << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */
12518 #define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk
12519 #define DBGMCU_CR_DBG_STANDBY_Pos (2U)
12520 #define DBGMCU_CR_DBG_STANDBY_Msk (0x1U << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
12521 #define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk
12522 #define DBGMCU_CR_TRACE_IOEN_Pos (5U)
12523 #define DBGMCU_CR_TRACE_IOEN_Msk (0x1U << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */
12524 #define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk
12525
12526 #define DBGMCU_CR_TRACE_MODE_Pos (6U)
12527 #define DBGMCU_CR_TRACE_MODE_Msk (0x3U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */
12528 #define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk
12529 #define DBGMCU_CR_TRACE_MODE_0 (0x1U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */
12530 #define DBGMCU_CR_TRACE_MODE_1 (0x2U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */
12531
12532 /******************** Bit definition for DBGMCU_APB1_FZ register ************/
12533 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U)
12534 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
12535 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
12536 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U)
12537 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
12538 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
12539 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U)
12540 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */
12541 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
12542 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U)
12543 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*!< 0x00000008 */
12544 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
12545 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U)
12546 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
12547 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
12548 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U)
12549 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
12550 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
12551 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U)
12552 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) /*!< 0x00000040 */
12553 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk
12554 #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U)
12555 #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos) /*!< 0x00000080 */
12556 #define DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk
12557 #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U)
12558 #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) /*!< 0x00000100 */
12559 #define DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
12560 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)
12561 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */
12562 #define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
12563 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)
12564 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
12565 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
12566 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)
12567 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
12568 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
12569 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U)
12570 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00200000 */
12571 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
12572 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U)
12573 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00400000 */
12574 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
12575 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U)
12576 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) /*!< 0x00800000 */
12577 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
12578 #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos (24U)
12579 #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos) /*!< 0x01000000 */
12580 #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk
12581 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U)
12582 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) /*!< 0x02000000 */
12583 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk
12584 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U)
12585 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos) /*!< 0x04000000 */
12586 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk
12587
12588 /******************** Bit definition for DBGMCU_APB2_FZ register ************/
12589 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U)
12590 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*!< 0x00000001 */
12591 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
12592 #define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U)
12593 #define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) /*!< 0x00000002 */
12594 #define DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk
12595 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U)
12596 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) /*!< 0x00010000 */
12597 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
12598 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U)
12599 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) /*!< 0x00020000 */
12600 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
12601 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U)
12602 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) /*!< 0x00040000 */
12603 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
12604
12605 /******************************************************************************/
12606 /* */
12607 /* USB_OTG */
12608 /* */
12609 /******************************************************************************/
12610 /******************** Bit definition for USB_OTG_GOTGCTL register ***********/
12611 #define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)
12612 #define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1U << USB_OTG_GOTGCTL_SRQSCS_Pos) /*!< 0x00000001 */
12613 #define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk /*!< Session request success */
12614 #define USB_OTG_GOTGCTL_SRQ_Pos (1U)
12615 #define USB_OTG_GOTGCTL_SRQ_Msk (0x1U << USB_OTG_GOTGCTL_SRQ_Pos) /*!< 0x00000002 */
12616 #define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk /*!< Session request */
12617 #define USB_OTG_GOTGCTL_VBVALOEN_Pos (2U)
12618 #define USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_VBVALOEN_Pos) /*!< 0x00000004 */
12619 #define USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk /*!< VBUS valid override enable */
12620 #define USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U)
12621 #define USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_VBVALOVAL_Pos) /*!< 0x00000008 */
12622 #define USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk /*!< VBUS valid override value */
12623 #define USB_OTG_GOTGCTL_AVALOEN_Pos (4U)
12624 #define USB_OTG_GOTGCTL_AVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_AVALOEN_Pos) /*!< 0x00000010 */
12625 #define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk /*!< A-peripheral session valid override enable */
12626 #define USB_OTG_GOTGCTL_AVALOVAL_Pos (5U)
12627 #define USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_AVALOVAL_Pos) /*!< 0x00000020 */
12628 #define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk /*!< A-peripheral session valid override value */
12629 #define USB_OTG_GOTGCTL_BVALOEN_Pos (6U)
12630 #define USB_OTG_GOTGCTL_BVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_BVALOEN_Pos) /*!< 0x00000040 */
12631 #define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk /*!< B-peripheral session valid override enable */
12632 #define USB_OTG_GOTGCTL_BVALOVAL_Pos (7U)
12633 #define USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_BVALOVAL_Pos) /*!< 0x00000080 */
12634 #define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk /*!< B-peripheral session valid override value */
12635 #define USB_OTG_GOTGCTL_HNGSCS_Pos (8U)
12636 #define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1U << USB_OTG_GOTGCTL_HNGSCS_Pos) /*!< 0x00000100 */
12637 #define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk /*!< Host set HNP enable */
12638 #define USB_OTG_GOTGCTL_HNPRQ_Pos (9U)
12639 #define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1U << USB_OTG_GOTGCTL_HNPRQ_Pos) /*!< 0x00000200 */
12640 #define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk /*!< HNP request */
12641 #define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U)
12642 #define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1U << USB_OTG_GOTGCTL_HSHNPEN_Pos) /*!< 0x00000400 */
12643 #define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk /*!< Host set HNP enable */
12644 #define USB_OTG_GOTGCTL_DHNPEN_Pos (11U)
12645 #define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1U << USB_OTG_GOTGCTL_DHNPEN_Pos) /*!< 0x00000800 */
12646 #define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk /*!< Device HNP enabled */
12647 #define USB_OTG_GOTGCTL_EHEN_Pos (12U)
12648 #define USB_OTG_GOTGCTL_EHEN_Msk (0x1U << USB_OTG_GOTGCTL_EHEN_Pos) /*!< 0x00001000 */
12649 #define USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk /*!< Embedded host enable */
12650 #define USB_OTG_GOTGCTL_CIDSTS_Pos (16U)
12651 #define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1U << USB_OTG_GOTGCTL_CIDSTS_Pos) /*!< 0x00010000 */
12652 #define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk /*!< Connector ID status */
12653 #define USB_OTG_GOTGCTL_DBCT_Pos (17U)
12654 #define USB_OTG_GOTGCTL_DBCT_Msk (0x1U << USB_OTG_GOTGCTL_DBCT_Pos) /*!< 0x00020000 */
12655 #define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk /*!< Long/short debounce time */
12656 #define USB_OTG_GOTGCTL_ASVLD_Pos (18U)
12657 #define USB_OTG_GOTGCTL_ASVLD_Msk (0x1U << USB_OTG_GOTGCTL_ASVLD_Pos) /*!< 0x00040000 */
12658 #define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk /*!< A-session valid */
12659 #define USB_OTG_GOTGCTL_BSESVLD_Pos (19U)
12660 #define USB_OTG_GOTGCTL_BSESVLD_Msk (0x1U << USB_OTG_GOTGCTL_BSESVLD_Pos) /*!< 0x00080000 */
12661 #define USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk /*!< B-session valid */
12662 #define USB_OTG_GOTGCTL_OTGVER_Pos (20U)
12663 #define USB_OTG_GOTGCTL_OTGVER_Msk (0x1U << USB_OTG_GOTGCTL_OTGVER_Pos) /*!< 0x00100000 */
12664 #define USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk /*!< OTG version */
12665
12666 /******************** Bit definition forUSB_OTG_HCFG register ********************/
12667
12668 #define USB_OTG_HCFG_FSLSPCS_Pos (0U)
12669 #define USB_OTG_HCFG_FSLSPCS_Msk (0x3U << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000003 */
12670 #define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk /*!< FS/LS PHY clock select */
12671 #define USB_OTG_HCFG_FSLSPCS_0 (0x1U << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000001 */
12672 #define USB_OTG_HCFG_FSLSPCS_1 (0x2U << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000002 */
12673 #define USB_OTG_HCFG_FSLSS_Pos (2U)
12674 #define USB_OTG_HCFG_FSLSS_Msk (0x1U << USB_OTG_HCFG_FSLSS_Pos) /*!< 0x00000004 */
12675 #define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk /*!< FS- and LS-only support */
12676
12677 /******************** Bit definition for USB_OTG_DCFG register ********************/
12678
12679 #define USB_OTG_DCFG_DSPD_Pos (0U)
12680 #define USB_OTG_DCFG_DSPD_Msk (0x3U << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000003 */
12681 #define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk /*!< Device speed */
12682 #define USB_OTG_DCFG_DSPD_0 (0x1U << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000001 */
12683 #define USB_OTG_DCFG_DSPD_1 (0x2U << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000002 */
12684 #define USB_OTG_DCFG_NZLSOHSK_Pos (2U)
12685 #define USB_OTG_DCFG_NZLSOHSK_Msk (0x1U << USB_OTG_DCFG_NZLSOHSK_Pos) /*!< 0x00000004 */
12686 #define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk /*!< Nonzero-length status OUT handshake */
12687
12688 #define USB_OTG_DCFG_DAD_Pos (4U)
12689 #define USB_OTG_DCFG_DAD_Msk (0x7FU << USB_OTG_DCFG_DAD_Pos) /*!< 0x000007F0 */
12690 #define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk /*!< Device address */
12691 #define USB_OTG_DCFG_DAD_0 (0x01U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000010 */
12692 #define USB_OTG_DCFG_DAD_1 (0x02U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000020 */
12693 #define USB_OTG_DCFG_DAD_2 (0x04U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000040 */
12694 #define USB_OTG_DCFG_DAD_3 (0x08U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000080 */
12695 #define USB_OTG_DCFG_DAD_4 (0x10U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000100 */
12696 #define USB_OTG_DCFG_DAD_5 (0x20U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000200 */
12697 #define USB_OTG_DCFG_DAD_6 (0x40U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000400 */
12698
12699 #define USB_OTG_DCFG_PFIVL_Pos (11U)
12700 #define USB_OTG_DCFG_PFIVL_Msk (0x3U << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001800 */
12701 #define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk /*!< Periodic (micro)frame interval */
12702 #define USB_OTG_DCFG_PFIVL_0 (0x1U << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00000800 */
12703 #define USB_OTG_DCFG_PFIVL_1 (0x2U << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001000 */
12704
12705 #define USB_OTG_DCFG_PERSCHIVL_Pos (24U)
12706 #define USB_OTG_DCFG_PERSCHIVL_Msk (0x3U << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x03000000 */
12707 #define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk /*!< Periodic scheduling interval */
12708 #define USB_OTG_DCFG_PERSCHIVL_0 (0x1U << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x01000000 */
12709 #define USB_OTG_DCFG_PERSCHIVL_1 (0x2U << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x02000000 */
12710
12711 /******************** Bit definition for USB_OTG_PCGCR register ********************/
12712 #define USB_OTG_PCGCR_STPPCLK_Pos (0U)
12713 #define USB_OTG_PCGCR_STPPCLK_Msk (0x1U << USB_OTG_PCGCR_STPPCLK_Pos) /*!< 0x00000001 */
12714 #define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk /*!< Stop PHY clock */
12715 #define USB_OTG_PCGCR_GATEHCLK_Pos (1U)
12716 #define USB_OTG_PCGCR_GATEHCLK_Msk (0x1U << USB_OTG_PCGCR_GATEHCLK_Pos) /*!< 0x00000002 */
12717 #define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk /*!< Gate HCLK */
12718 #define USB_OTG_PCGCR_PHYSUSP_Pos (4U)
12719 #define USB_OTG_PCGCR_PHYSUSP_Msk (0x1U << USB_OTG_PCGCR_PHYSUSP_Pos) /*!< 0x00000010 */
12720 #define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk /*!< PHY suspended */
12721
12722 /******************** Bit definition for USB_OTG_GOTGINT register ********************/
12723 #define USB_OTG_GOTGINT_SEDET_Pos (2U)
12724 #define USB_OTG_GOTGINT_SEDET_Msk (0x1U << USB_OTG_GOTGINT_SEDET_Pos) /*!< 0x00000004 */
12725 #define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk /*!< Session end detected */
12726 #define USB_OTG_GOTGINT_SRSSCHG_Pos (8U)
12727 #define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1U << USB_OTG_GOTGINT_SRSSCHG_Pos) /*!< 0x00000100 */
12728 #define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk /*!< Session request success status change */
12729 #define USB_OTG_GOTGINT_HNSSCHG_Pos (9U)
12730 #define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1U << USB_OTG_GOTGINT_HNSSCHG_Pos) /*!< 0x00000200 */
12731 #define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk /*!< Host negotiation success status change */
12732 #define USB_OTG_GOTGINT_HNGDET_Pos (17U)
12733 #define USB_OTG_GOTGINT_HNGDET_Msk (0x1U << USB_OTG_GOTGINT_HNGDET_Pos) /*!< 0x00020000 */
12734 #define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk /*!< Host negotiation detected */
12735 #define USB_OTG_GOTGINT_ADTOCHG_Pos (18U)
12736 #define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1U << USB_OTG_GOTGINT_ADTOCHG_Pos) /*!< 0x00040000 */
12737 #define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk /*!< A-device timeout change */
12738 #define USB_OTG_GOTGINT_DBCDNE_Pos (19U)
12739 #define USB_OTG_GOTGINT_DBCDNE_Msk (0x1U << USB_OTG_GOTGINT_DBCDNE_Pos) /*!< 0x00080000 */
12740 #define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk /*!< Debounce done */
12741 #define USB_OTG_GOTGINT_IDCHNG_Pos (20U)
12742 #define USB_OTG_GOTGINT_IDCHNG_Msk (0x1U << USB_OTG_GOTGINT_IDCHNG_Pos) /*!< 0x00100000 */
12743 #define USB_OTG_GOTGINT_IDCHNG USB_OTG_GOTGINT_IDCHNG_Msk /*!< Change in ID pin input value */
12744
12745 /******************** Bit definition for USB_OTG_DCTL register ********************/
12746 #define USB_OTG_DCTL_RWUSIG_Pos (0U)
12747 #define USB_OTG_DCTL_RWUSIG_Msk (0x1U << USB_OTG_DCTL_RWUSIG_Pos) /*!< 0x00000001 */
12748 #define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk /*!< Remote wakeup signaling */
12749 #define USB_OTG_DCTL_SDIS_Pos (1U)
12750 #define USB_OTG_DCTL_SDIS_Msk (0x1U << USB_OTG_DCTL_SDIS_Pos) /*!< 0x00000002 */
12751 #define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk /*!< Soft disconnect */
12752 #define USB_OTG_DCTL_GINSTS_Pos (2U)
12753 #define USB_OTG_DCTL_GINSTS_Msk (0x1U << USB_OTG_DCTL_GINSTS_Pos) /*!< 0x00000004 */
12754 #define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk /*!< Global IN NAK status */
12755 #define USB_OTG_DCTL_GONSTS_Pos (3U)
12756 #define USB_OTG_DCTL_GONSTS_Msk (0x1U << USB_OTG_DCTL_GONSTS_Pos) /*!< 0x00000008 */
12757 #define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk /*!< Global OUT NAK status */
12758
12759 #define USB_OTG_DCTL_TCTL_Pos (4U)
12760 #define USB_OTG_DCTL_TCTL_Msk (0x7U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000070 */
12761 #define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk /*!< Test control */
12762 #define USB_OTG_DCTL_TCTL_0 (0x1U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000010 */
12763 #define USB_OTG_DCTL_TCTL_1 (0x2U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000020 */
12764 #define USB_OTG_DCTL_TCTL_2 (0x4U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000040 */
12765 #define USB_OTG_DCTL_SGINAK_Pos (7U)
12766 #define USB_OTG_DCTL_SGINAK_Msk (0x1U << USB_OTG_DCTL_SGINAK_Pos) /*!< 0x00000080 */
12767 #define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk /*!< Set global IN NAK */
12768 #define USB_OTG_DCTL_CGINAK_Pos (8U)
12769 #define USB_OTG_DCTL_CGINAK_Msk (0x1U << USB_OTG_DCTL_CGINAK_Pos) /*!< 0x00000100 */
12770 #define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk /*!< Clear global IN NAK */
12771 #define USB_OTG_DCTL_SGONAK_Pos (9U)
12772 #define USB_OTG_DCTL_SGONAK_Msk (0x1U << USB_OTG_DCTL_SGONAK_Pos) /*!< 0x00000200 */
12773 #define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk /*!< Set global OUT NAK */
12774 #define USB_OTG_DCTL_CGONAK_Pos (10U)
12775 #define USB_OTG_DCTL_CGONAK_Msk (0x1U << USB_OTG_DCTL_CGONAK_Pos) /*!< 0x00000400 */
12776 #define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk /*!< Clear global OUT NAK */
12777 #define USB_OTG_DCTL_POPRGDNE_Pos (11U)
12778 #define USB_OTG_DCTL_POPRGDNE_Msk (0x1U << USB_OTG_DCTL_POPRGDNE_Pos) /*!< 0x00000800 */
12779 #define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk /*!< Power-on programming done */
12780
12781 /******************** Bit definition for USB_OTG_HFIR register ********************/
12782 #define USB_OTG_HFIR_FRIVL_Pos (0U)
12783 #define USB_OTG_HFIR_FRIVL_Msk (0xFFFFU << USB_OTG_HFIR_FRIVL_Pos) /*!< 0x0000FFFF */
12784 #define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk /*!< Frame interval */
12785
12786 /******************** Bit definition for USB_OTG_HFNUM register ********************/
12787 #define USB_OTG_HFNUM_FRNUM_Pos (0U)
12788 #define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFU << USB_OTG_HFNUM_FRNUM_Pos) /*!< 0x0000FFFF */
12789 #define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk /*!< Frame number */
12790 #define USB_OTG_HFNUM_FTREM_Pos (16U)
12791 #define USB_OTG_HFNUM_FTREM_Msk (0xFFFFU << USB_OTG_HFNUM_FTREM_Pos) /*!< 0xFFFF0000 */
12792 #define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk /*!< Frame time remaining */
12793
12794 /******************** Bit definition for USB_OTG_DSTS register ********************/
12795 #define USB_OTG_DSTS_SUSPSTS_Pos (0U)
12796 #define USB_OTG_DSTS_SUSPSTS_Msk (0x1U << USB_OTG_DSTS_SUSPSTS_Pos) /*!< 0x00000001 */
12797 #define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk /*!< Suspend status */
12798
12799 #define USB_OTG_DSTS_ENUMSPD_Pos (1U)
12800 #define USB_OTG_DSTS_ENUMSPD_Msk (0x3U << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000006 */
12801 #define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk /*!< Enumerated speed */
12802 #define USB_OTG_DSTS_ENUMSPD_0 (0x1U << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000002 */
12803 #define USB_OTG_DSTS_ENUMSPD_1 (0x2U << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000004 */
12804 #define USB_OTG_DSTS_EERR_Pos (3U)
12805 #define USB_OTG_DSTS_EERR_Msk (0x1U << USB_OTG_DSTS_EERR_Pos) /*!< 0x00000008 */
12806 #define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk /*!< Erratic error */
12807 #define USB_OTG_DSTS_FNSOF_Pos (8U)
12808 #define USB_OTG_DSTS_FNSOF_Msk (0x3FFFU << USB_OTG_DSTS_FNSOF_Pos) /*!< 0x003FFF00 */
12809 #define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk /*!< Frame number of the received SOF */
12810
12811 /******************** Bit definition for USB_OTG_GAHBCFG register ********************/
12812 #define USB_OTG_GAHBCFG_GINT_Pos (0U)
12813 #define USB_OTG_GAHBCFG_GINT_Msk (0x1U << USB_OTG_GAHBCFG_GINT_Pos) /*!< 0x00000001 */
12814 #define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk /*!< Global interrupt mask */
12815 #define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U)
12816 #define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFU << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< 0x0000001E */
12817 #define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk /*!< Burst length/type */
12818 #define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< Single */
12819 #define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR */
12820 #define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR4 */
12821 #define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR8 */
12822 #define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR16 */
12823 #define USB_OTG_GAHBCFG_DMAEN_Pos (5U)
12824 #define USB_OTG_GAHBCFG_DMAEN_Msk (0x1U << USB_OTG_GAHBCFG_DMAEN_Pos) /*!< 0x00000020 */
12825 #define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk /*!< DMA enable */
12826 #define USB_OTG_GAHBCFG_TXFELVL_Pos (7U)
12827 #define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1U << USB_OTG_GAHBCFG_TXFELVL_Pos) /*!< 0x00000080 */
12828 #define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk /*!< TxFIFO empty level */
12829 #define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U)
12830 #define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1U << USB_OTG_GAHBCFG_PTXFELVL_Pos) /*!< 0x00000100 */
12831 #define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk /*!< Periodic TxFIFO empty level */
12832
12833 /******************** Bit definition for USB_OTG_GUSBCFG register ********************/
12834
12835 #define USB_OTG_GUSBCFG_TOCAL_Pos (0U)
12836 #define USB_OTG_GUSBCFG_TOCAL_Msk (0x7U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000007 */
12837 #define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk /*!< FS timeout calibration */
12838 #define USB_OTG_GUSBCFG_TOCAL_0 (0x1U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000001 */
12839 #define USB_OTG_GUSBCFG_TOCAL_1 (0x2U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000002 */
12840 #define USB_OTG_GUSBCFG_TOCAL_2 (0x4U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000004 */
12841 #define USB_OTG_GUSBCFG_PHYSEL_Pos (6U)
12842 #define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1U << USB_OTG_GUSBCFG_PHYSEL_Pos) /*!< 0x00000040 */
12843 #define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */
12844 #define USB_OTG_GUSBCFG_SRPCAP_Pos (8U)
12845 #define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1U << USB_OTG_GUSBCFG_SRPCAP_Pos) /*!< 0x00000100 */
12846 #define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk /*!< SRP-capable */
12847 #define USB_OTG_GUSBCFG_HNPCAP_Pos (9U)
12848 #define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1U << USB_OTG_GUSBCFG_HNPCAP_Pos) /*!< 0x00000200 */
12849 #define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk /*!< HNP-capable */
12850 #define USB_OTG_GUSBCFG_TRDT_Pos (10U)
12851 #define USB_OTG_GUSBCFG_TRDT_Msk (0xFU << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00003C00 */
12852 #define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk /*!< USB turnaround time */
12853 #define USB_OTG_GUSBCFG_TRDT_0 (0x1U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000400 */
12854 #define USB_OTG_GUSBCFG_TRDT_1 (0x2U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000800 */
12855 #define USB_OTG_GUSBCFG_TRDT_2 (0x4U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00001000 */
12856 #define USB_OTG_GUSBCFG_TRDT_3 (0x8U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00002000 */
12857 #define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U)
12858 #define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1U << USB_OTG_GUSBCFG_PHYLPCS_Pos) /*!< 0x00008000 */
12859 #define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk /*!< PHY Low-power clock select */
12860 #define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U)
12861 #define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1U << USB_OTG_GUSBCFG_ULPIFSLS_Pos) /*!< 0x00020000 */
12862 #define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk /*!< ULPI FS/LS select */
12863 #define USB_OTG_GUSBCFG_ULPIAR_Pos (18U)
12864 #define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1U << USB_OTG_GUSBCFG_ULPIAR_Pos) /*!< 0x00040000 */
12865 #define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk /*!< ULPI Auto-resume */
12866 #define USB_OTG_GUSBCFG_ULPICSM_Pos (19U)
12867 #define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1U << USB_OTG_GUSBCFG_ULPICSM_Pos) /*!< 0x00080000 */
12868 #define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk /*!< ULPI Clock SuspendM */
12869 #define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U)
12870 #define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) /*!< 0x00100000 */
12871 #define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk /*!< ULPI External VBUS Drive */
12872 #define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U)
12873 #define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) /*!< 0x00200000 */
12874 #define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk /*!< ULPI external VBUS indicator */
12875 #define USB_OTG_GUSBCFG_TSDPS_Pos (22U)
12876 #define USB_OTG_GUSBCFG_TSDPS_Msk (0x1U << USB_OTG_GUSBCFG_TSDPS_Pos) /*!< 0x00400000 */
12877 #define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk /*!< TermSel DLine pulsing selection */
12878 #define USB_OTG_GUSBCFG_PCCI_Pos (23U)
12879 #define USB_OTG_GUSBCFG_PCCI_Msk (0x1U << USB_OTG_GUSBCFG_PCCI_Pos) /*!< 0x00800000 */
12880 #define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk /*!< Indicator complement */
12881 #define USB_OTG_GUSBCFG_PTCI_Pos (24U)
12882 #define USB_OTG_GUSBCFG_PTCI_Msk (0x1U << USB_OTG_GUSBCFG_PTCI_Pos) /*!< 0x01000000 */
12883 #define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk /*!< Indicator pass through */
12884 #define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U)
12885 #define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1U << USB_OTG_GUSBCFG_ULPIIPD_Pos) /*!< 0x02000000 */
12886 #define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk /*!< ULPI interface protect disable */
12887 #define USB_OTG_GUSBCFG_FHMOD_Pos (29U)
12888 #define USB_OTG_GUSBCFG_FHMOD_Msk (0x1U << USB_OTG_GUSBCFG_FHMOD_Pos) /*!< 0x20000000 */
12889 #define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk /*!< Forced host mode */
12890 #define USB_OTG_GUSBCFG_FDMOD_Pos (30U)
12891 #define USB_OTG_GUSBCFG_FDMOD_Msk (0x1U << USB_OTG_GUSBCFG_FDMOD_Pos) /*!< 0x40000000 */
12892 #define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk /*!< Forced peripheral mode */
12893 #define USB_OTG_GUSBCFG_CTXPKT_Pos (31U)
12894 #define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1U << USB_OTG_GUSBCFG_CTXPKT_Pos) /*!< 0x80000000 */
12895 #define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk /*!< Corrupt Tx packet */
12896
12897 /******************** Bit definition for USB_OTG_GRSTCTL register ********************/
12898 #define USB_OTG_GRSTCTL_CSRST_Pos (0U)
12899 #define USB_OTG_GRSTCTL_CSRST_Msk (0x1U << USB_OTG_GRSTCTL_CSRST_Pos) /*!< 0x00000001 */
12900 #define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk /*!< Core soft reset */
12901 #define USB_OTG_GRSTCTL_HSRST_Pos (1U)
12902 #define USB_OTG_GRSTCTL_HSRST_Msk (0x1U << USB_OTG_GRSTCTL_HSRST_Pos) /*!< 0x00000002 */
12903 #define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk /*!< HCLK soft reset */
12904 #define USB_OTG_GRSTCTL_FCRST_Pos (2U)
12905 #define USB_OTG_GRSTCTL_FCRST_Msk (0x1U << USB_OTG_GRSTCTL_FCRST_Pos) /*!< 0x00000004 */
12906 #define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk /*!< Host frame counter reset */
12907 #define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U)
12908 #define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1U << USB_OTG_GRSTCTL_RXFFLSH_Pos) /*!< 0x00000010 */
12909 #define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk /*!< RxFIFO flush */
12910 #define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U)
12911 #define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1U << USB_OTG_GRSTCTL_TXFFLSH_Pos) /*!< 0x00000020 */
12912 #define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk /*!< TxFIFO flush */
12913
12914
12915 #define USB_OTG_GRSTCTL_TXFNUM_Pos (6U)
12916 #define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FU << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x000007C0 */
12917 #define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk /*!< TxFIFO number */
12918 #define USB_OTG_GRSTCTL_TXFNUM_0 (0x01U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000040 */
12919 #define USB_OTG_GRSTCTL_TXFNUM_1 (0x02U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000080 */
12920 #define USB_OTG_GRSTCTL_TXFNUM_2 (0x04U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000100 */
12921 #define USB_OTG_GRSTCTL_TXFNUM_3 (0x08U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000200 */
12922 #define USB_OTG_GRSTCTL_TXFNUM_4 (0x10U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000400 */
12923 #define USB_OTG_GRSTCTL_DMAREQ_Pos (30U)
12924 #define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1U << USB_OTG_GRSTCTL_DMAREQ_Pos) /*!< 0x40000000 */
12925 #define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk /*!< DMA request signal */
12926 #define USB_OTG_GRSTCTL_AHBIDL_Pos (31U)
12927 #define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1U << USB_OTG_GRSTCTL_AHBIDL_Pos) /*!< 0x80000000 */
12928 #define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk /*!< AHB master idle */
12929
12930 /******************** Bit definition for USB_OTG_DIEPMSK register ********************/
12931 #define USB_OTG_DIEPMSK_XFRCM_Pos (0U)
12932 #define USB_OTG_DIEPMSK_XFRCM_Msk (0x1U << USB_OTG_DIEPMSK_XFRCM_Pos) /*!< 0x00000001 */
12933 #define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */
12934 #define USB_OTG_DIEPMSK_EPDM_Pos (1U)
12935 #define USB_OTG_DIEPMSK_EPDM_Msk (0x1U << USB_OTG_DIEPMSK_EPDM_Pos) /*!< 0x00000002 */
12936 #define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */
12937 #define USB_OTG_DIEPMSK_TOM_Pos (3U)
12938 #define USB_OTG_DIEPMSK_TOM_Msk (0x1U << USB_OTG_DIEPMSK_TOM_Pos) /*!< 0x00000008 */
12939 #define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */
12940 #define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U)
12941 #define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1U << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) /*!< 0x00000010 */
12942 #define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
12943 #define USB_OTG_DIEPMSK_INEPNMM_Pos (5U)
12944 #define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1U << USB_OTG_DIEPMSK_INEPNMM_Pos) /*!< 0x00000020 */
12945 #define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
12946 #define USB_OTG_DIEPMSK_INEPNEM_Pos (6U)
12947 #define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1U << USB_OTG_DIEPMSK_INEPNEM_Pos) /*!< 0x00000040 */
12948 #define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
12949 #define USB_OTG_DIEPMSK_TXFURM_Pos (8U)
12950 #define USB_OTG_DIEPMSK_TXFURM_Msk (0x1U << USB_OTG_DIEPMSK_TXFURM_Pos) /*!< 0x00000100 */
12951 #define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk /*!< FIFO underrun mask */
12952 #define USB_OTG_DIEPMSK_BIM_Pos (9U)
12953 #define USB_OTG_DIEPMSK_BIM_Msk (0x1U << USB_OTG_DIEPMSK_BIM_Pos) /*!< 0x00000200 */
12954 #define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk /*!< BNA interrupt mask */
12955
12956 /******************** Bit definition for USB_OTG_HPTXSTS register ********************/
12957 #define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U)
12958 #define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFU << USB_OTG_HPTXSTS_PTXFSAVL_Pos) /*!< 0x0000FFFF */
12959 #define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk /*!< Periodic transmit data FIFO space available */
12960 #define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U)
12961 #define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFU << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00FF0000 */
12962 #define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk /*!< Periodic transmit request queue space available */
12963 #define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00010000 */
12964 #define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00020000 */
12965 #define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00040000 */
12966 #define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00080000 */
12967 #define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00100000 */
12968 #define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00200000 */
12969 #define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00400000 */
12970 #define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00800000 */
12971
12972 #define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U)
12973 #define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFU << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0xFF000000 */
12974 #define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk /*!< Top of the periodic transmit request queue */
12975 #define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x01000000 */
12976 #define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x02000000 */
12977 #define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x04000000 */
12978 #define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x08000000 */
12979 #define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x10000000 */
12980 #define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x20000000 */
12981 #define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x40000000 */
12982 #define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x80000000 */
12983
12984 /******************** Bit definition for USB_OTG_HAINT register ********************/
12985 #define USB_OTG_HAINT_HAINT_Pos (0U)
12986 #define USB_OTG_HAINT_HAINT_Msk (0xFFFFU << USB_OTG_HAINT_HAINT_Pos) /*!< 0x0000FFFF */
12987 #define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk /*!< Channel interrupts */
12988
12989 /******************** Bit definition for USB_OTG_DOEPMSK register ********************/
12990 #define USB_OTG_DOEPMSK_XFRCM_Pos (0U)
12991 #define USB_OTG_DOEPMSK_XFRCM_Msk (0x1U << USB_OTG_DOEPMSK_XFRCM_Pos) /*!< 0x00000001 */
12992 #define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */
12993 #define USB_OTG_DOEPMSK_EPDM_Pos (1U)
12994 #define USB_OTG_DOEPMSK_EPDM_Msk (0x1U << USB_OTG_DOEPMSK_EPDM_Pos) /*!< 0x00000002 */
12995 #define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */
12996 #define USB_OTG_DOEPMSK_STUPM_Pos (3U)
12997 #define USB_OTG_DOEPMSK_STUPM_Msk (0x1U << USB_OTG_DOEPMSK_STUPM_Pos) /*!< 0x00000008 */
12998 #define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk /*!< SETUP phase done mask */
12999 #define USB_OTG_DOEPMSK_OTEPDM_Pos (4U)
13000 #define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1U << USB_OTG_DOEPMSK_OTEPDM_Pos) /*!< 0x00000010 */
13001 #define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk /*!< OUT token received when endpoint disabled mask */
13002 #define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U)
13003 #define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1U << USB_OTG_DOEPMSK_OTEPSPRM_Pos) /*!< 0x00000020 */
13004 #define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk /*!< Status Phase Received mask */
13005 #define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U)
13006 #define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1U << USB_OTG_DOEPMSK_B2BSTUP_Pos) /*!< 0x00000040 */
13007 #define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk /*!< Back-to-back SETUP packets received mask */
13008 #define USB_OTG_DOEPMSK_OPEM_Pos (8U)
13009 #define USB_OTG_DOEPMSK_OPEM_Msk (0x1U << USB_OTG_DOEPMSK_OPEM_Pos) /*!< 0x00000100 */
13010 #define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk /*!< OUT packet error mask */
13011 #define USB_OTG_DOEPMSK_BOIM_Pos (9U)
13012 #define USB_OTG_DOEPMSK_BOIM_Msk (0x1U << USB_OTG_DOEPMSK_BOIM_Pos) /*!< 0x00000200 */
13013 #define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk /*!< BNA interrupt mask */
13014
13015 /******************** Bit definition for USB_OTG_GINTSTS register ********************/
13016 #define USB_OTG_GINTSTS_CMOD_Pos (0U)
13017 #define USB_OTG_GINTSTS_CMOD_Msk (0x1U << USB_OTG_GINTSTS_CMOD_Pos) /*!< 0x00000001 */
13018 #define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk /*!< Current mode of operation */
13019 #define USB_OTG_GINTSTS_MMIS_Pos (1U)
13020 #define USB_OTG_GINTSTS_MMIS_Msk (0x1U << USB_OTG_GINTSTS_MMIS_Pos) /*!< 0x00000002 */
13021 #define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk /*!< Mode mismatch interrupt */
13022 #define USB_OTG_GINTSTS_OTGINT_Pos (2U)
13023 #define USB_OTG_GINTSTS_OTGINT_Msk (0x1U << USB_OTG_GINTSTS_OTGINT_Pos) /*!< 0x00000004 */
13024 #define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk /*!< OTG interrupt */
13025 #define USB_OTG_GINTSTS_SOF_Pos (3U)
13026 #define USB_OTG_GINTSTS_SOF_Msk (0x1U << USB_OTG_GINTSTS_SOF_Pos) /*!< 0x00000008 */
13027 #define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk /*!< Start of frame */
13028 #define USB_OTG_GINTSTS_RXFLVL_Pos (4U)
13029 #define USB_OTG_GINTSTS_RXFLVL_Msk (0x1U << USB_OTG_GINTSTS_RXFLVL_Pos) /*!< 0x00000010 */
13030 #define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk /*!< RxFIFO nonempty */
13031 #define USB_OTG_GINTSTS_NPTXFE_Pos (5U)
13032 #define USB_OTG_GINTSTS_NPTXFE_Msk (0x1U << USB_OTG_GINTSTS_NPTXFE_Pos) /*!< 0x00000020 */
13033 #define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk /*!< Nonperiodic TxFIFO empty */
13034 #define USB_OTG_GINTSTS_GINAKEFF_Pos (6U)
13035 #define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1U << USB_OTG_GINTSTS_GINAKEFF_Pos) /*!< 0x00000040 */
13036 #define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk /*!< Global IN nonperiodic NAK effective */
13037 #define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U)
13038 #define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1U << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) /*!< 0x00000080 */
13039 #define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk /*!< Global OUT NAK effective */
13040 #define USB_OTG_GINTSTS_ESUSP_Pos (10U)
13041 #define USB_OTG_GINTSTS_ESUSP_Msk (0x1U << USB_OTG_GINTSTS_ESUSP_Pos) /*!< 0x00000400 */
13042 #define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk /*!< Early suspend */
13043 #define USB_OTG_GINTSTS_USBSUSP_Pos (11U)
13044 #define USB_OTG_GINTSTS_USBSUSP_Msk (0x1U << USB_OTG_GINTSTS_USBSUSP_Pos) /*!< 0x00000800 */
13045 #define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk /*!< USB suspend */
13046 #define USB_OTG_GINTSTS_USBRST_Pos (12U)
13047 #define USB_OTG_GINTSTS_USBRST_Msk (0x1U << USB_OTG_GINTSTS_USBRST_Pos) /*!< 0x00001000 */
13048 #define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk /*!< USB reset */
13049 #define USB_OTG_GINTSTS_ENUMDNE_Pos (13U)
13050 #define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1U << USB_OTG_GINTSTS_ENUMDNE_Pos) /*!< 0x00002000 */
13051 #define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk /*!< Enumeration done */
13052 #define USB_OTG_GINTSTS_ISOODRP_Pos (14U)
13053 #define USB_OTG_GINTSTS_ISOODRP_Msk (0x1U << USB_OTG_GINTSTS_ISOODRP_Pos) /*!< 0x00004000 */
13054 #define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk /*!< Isochronous OUT packet dropped interrupt */
13055 #define USB_OTG_GINTSTS_EOPF_Pos (15U)
13056 #define USB_OTG_GINTSTS_EOPF_Msk (0x1U << USB_OTG_GINTSTS_EOPF_Pos) /*!< 0x00008000 */
13057 #define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk /*!< End of periodic frame interrupt */
13058 #define USB_OTG_GINTSTS_IEPINT_Pos (18U)
13059 #define USB_OTG_GINTSTS_IEPINT_Msk (0x1U << USB_OTG_GINTSTS_IEPINT_Pos) /*!< 0x00040000 */
13060 #define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk /*!< IN endpoint interrupt */
13061 #define USB_OTG_GINTSTS_OEPINT_Pos (19U)
13062 #define USB_OTG_GINTSTS_OEPINT_Msk (0x1U << USB_OTG_GINTSTS_OEPINT_Pos) /*!< 0x00080000 */
13063 #define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk /*!< OUT endpoint interrupt */
13064 #define USB_OTG_GINTSTS_IISOIXFR_Pos (20U)
13065 #define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1U << USB_OTG_GINTSTS_IISOIXFR_Pos) /*!< 0x00100000 */
13066 #define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk /*!< Incomplete isochronous IN transfer */
13067 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U)
13068 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1U << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) /*!< 0x00200000 */
13069 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk /*!< Incomplete periodic transfer */
13070 #define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U)
13071 #define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1U << USB_OTG_GINTSTS_DATAFSUSP_Pos) /*!< 0x00400000 */
13072 #define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk /*!< Data fetch suspended */
13073 #define USB_OTG_GINTSTS_RSTDET_Pos (23U)
13074 #define USB_OTG_GINTSTS_RSTDET_Msk (0x1U << USB_OTG_GINTSTS_RSTDET_Pos) /*!< 0x00800000 */
13075 #define USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk /*!< Reset detected interrupt */
13076 #define USB_OTG_GINTSTS_HPRTINT_Pos (24U)
13077 #define USB_OTG_GINTSTS_HPRTINT_Msk (0x1U << USB_OTG_GINTSTS_HPRTINT_Pos) /*!< 0x01000000 */
13078 #define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk /*!< Host port interrupt */
13079 #define USB_OTG_GINTSTS_HCINT_Pos (25U)
13080 #define USB_OTG_GINTSTS_HCINT_Msk (0x1U << USB_OTG_GINTSTS_HCINT_Pos) /*!< 0x02000000 */
13081 #define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk /*!< Host channels interrupt */
13082 #define USB_OTG_GINTSTS_PTXFE_Pos (26U)
13083 #define USB_OTG_GINTSTS_PTXFE_Msk (0x1U << USB_OTG_GINTSTS_PTXFE_Pos) /*!< 0x04000000 */
13084 #define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk /*!< Periodic TxFIFO empty */
13085 #define USB_OTG_GINTSTS_LPMINT_Pos (27U)
13086 #define USB_OTG_GINTSTS_LPMINT_Msk (0x1U << USB_OTG_GINTSTS_LPMINT_Pos) /*!< 0x08000000 */
13087 #define USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk /*!< LPM interrupt */
13088 #define USB_OTG_GINTSTS_CIDSCHG_Pos (28U)
13089 #define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1U << USB_OTG_GINTSTS_CIDSCHG_Pos) /*!< 0x10000000 */
13090 #define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk /*!< Connector ID status change */
13091 #define USB_OTG_GINTSTS_DISCINT_Pos (29U)
13092 #define USB_OTG_GINTSTS_DISCINT_Msk (0x1U << USB_OTG_GINTSTS_DISCINT_Pos) /*!< 0x20000000 */
13093 #define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk /*!< Disconnect detected interrupt */
13094 #define USB_OTG_GINTSTS_SRQINT_Pos (30U)
13095 #define USB_OTG_GINTSTS_SRQINT_Msk (0x1U << USB_OTG_GINTSTS_SRQINT_Pos) /*!< 0x40000000 */
13096 #define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk /*!< Session request/new session detected interrupt */
13097 #define USB_OTG_GINTSTS_WKUINT_Pos (31U)
13098 #define USB_OTG_GINTSTS_WKUINT_Msk (0x1U << USB_OTG_GINTSTS_WKUINT_Pos) /*!< 0x80000000 */
13099 #define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk /*!< Resume/remote wakeup detected interrupt */
13100
13101 /******************** Bit definition for USB_OTG_GINTMSK register ********************/
13102 #define USB_OTG_GINTMSK_MMISM_Pos (1U)
13103 #define USB_OTG_GINTMSK_MMISM_Msk (0x1U << USB_OTG_GINTMSK_MMISM_Pos) /*!< 0x00000002 */
13104 #define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk /*!< Mode mismatch interrupt mask */
13105 #define USB_OTG_GINTMSK_OTGINT_Pos (2U)
13106 #define USB_OTG_GINTMSK_OTGINT_Msk (0x1U << USB_OTG_GINTMSK_OTGINT_Pos) /*!< 0x00000004 */
13107 #define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk /*!< OTG interrupt mask */
13108 #define USB_OTG_GINTMSK_SOFM_Pos (3U)
13109 #define USB_OTG_GINTMSK_SOFM_Msk (0x1U << USB_OTG_GINTMSK_SOFM_Pos) /*!< 0x00000008 */
13110 #define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk /*!< Start of frame mask */
13111 #define USB_OTG_GINTMSK_RXFLVLM_Pos (4U)
13112 #define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1U << USB_OTG_GINTMSK_RXFLVLM_Pos) /*!< 0x00000010 */
13113 #define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk /*!< Receive FIFO nonempty mask */
13114 #define USB_OTG_GINTMSK_NPTXFEM_Pos (5U)
13115 #define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1U << USB_OTG_GINTMSK_NPTXFEM_Pos) /*!< 0x00000020 */
13116 #define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk /*!< Nonperiodic TxFIFO empty mask */
13117 #define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U)
13118 #define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1U << USB_OTG_GINTMSK_GINAKEFFM_Pos) /*!< 0x00000040 */
13119 #define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk /*!< Global nonperiodic IN NAK effective mask */
13120 #define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U)
13121 #define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1U << USB_OTG_GINTMSK_GONAKEFFM_Pos) /*!< 0x00000080 */
13122 #define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk /*!< Global OUT NAK effective mask */
13123 #define USB_OTG_GINTMSK_ESUSPM_Pos (10U)
13124 #define USB_OTG_GINTMSK_ESUSPM_Msk (0x1U << USB_OTG_GINTMSK_ESUSPM_Pos) /*!< 0x00000400 */
13125 #define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk /*!< Early suspend mask */
13126 #define USB_OTG_GINTMSK_USBSUSPM_Pos (11U)
13127 #define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1U << USB_OTG_GINTMSK_USBSUSPM_Pos) /*!< 0x00000800 */
13128 #define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk /*!< USB suspend mask */
13129 #define USB_OTG_GINTMSK_USBRST_Pos (12U)
13130 #define USB_OTG_GINTMSK_USBRST_Msk (0x1U << USB_OTG_GINTMSK_USBRST_Pos) /*!< 0x00001000 */
13131 #define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk /*!< USB reset mask */
13132 #define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U)
13133 #define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1U << USB_OTG_GINTMSK_ENUMDNEM_Pos) /*!< 0x00002000 */
13134 #define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk /*!< Enumeration done mask */
13135 #define USB_OTG_GINTMSK_ISOODRPM_Pos (14U)
13136 #define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1U << USB_OTG_GINTMSK_ISOODRPM_Pos) /*!< 0x00004000 */
13137 #define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk /*!< Isochronous OUT packet dropped interrupt mask */
13138 #define USB_OTG_GINTMSK_EOPFM_Pos (15U)
13139 #define USB_OTG_GINTMSK_EOPFM_Msk (0x1U << USB_OTG_GINTMSK_EOPFM_Pos) /*!< 0x00008000 */
13140 #define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk /*!< End of periodic frame interrupt mask */
13141 #define USB_OTG_GINTMSK_EPMISM_Pos (17U)
13142 #define USB_OTG_GINTMSK_EPMISM_Msk (0x1U << USB_OTG_GINTMSK_EPMISM_Pos) /*!< 0x00020000 */
13143 #define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk /*!< Endpoint mismatch interrupt mask */
13144 #define USB_OTG_GINTMSK_IEPINT_Pos (18U)
13145 #define USB_OTG_GINTMSK_IEPINT_Msk (0x1U << USB_OTG_GINTMSK_IEPINT_Pos) /*!< 0x00040000 */
13146 #define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk /*!< IN endpoints interrupt mask */
13147 #define USB_OTG_GINTMSK_OEPINT_Pos (19U)
13148 #define USB_OTG_GINTMSK_OEPINT_Msk (0x1U << USB_OTG_GINTMSK_OEPINT_Pos) /*!< 0x00080000 */
13149 #define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk /*!< OUT endpoints interrupt mask */
13150 #define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U)
13151 #define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1U << USB_OTG_GINTMSK_IISOIXFRM_Pos) /*!< 0x00100000 */
13152 #define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk /*!< Incomplete isochronous IN transfer mask */
13153 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)
13154 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1U << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) /*!< 0x00200000 */
13155 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk /*!< Incomplete periodic transfer mask */
13156 #define USB_OTG_GINTMSK_FSUSPM_Pos (22U)
13157 #define USB_OTG_GINTMSK_FSUSPM_Msk (0x1U << USB_OTG_GINTMSK_FSUSPM_Pos) /*!< 0x00400000 */
13158 #define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk /*!< Data fetch suspended mask */
13159 #define USB_OTG_GINTMSK_RSTDETM_Pos (23U)
13160 #define USB_OTG_GINTMSK_RSTDETM_Msk (0x1U << USB_OTG_GINTMSK_RSTDETM_Pos) /*!< 0x00800000 */
13161 #define USB_OTG_GINTMSK_RSTDETM USB_OTG_GINTMSK_RSTDETM_Msk /*!< Reset detected interrupt mask */
13162 #define USB_OTG_GINTMSK_PRTIM_Pos (24U)
13163 #define USB_OTG_GINTMSK_PRTIM_Msk (0x1U << USB_OTG_GINTMSK_PRTIM_Pos) /*!< 0x01000000 */
13164 #define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk /*!< Host port interrupt mask */
13165 #define USB_OTG_GINTMSK_HCIM_Pos (25U)
13166 #define USB_OTG_GINTMSK_HCIM_Msk (0x1U << USB_OTG_GINTMSK_HCIM_Pos) /*!< 0x02000000 */
13167 #define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk /*!< Host channels interrupt mask */
13168 #define USB_OTG_GINTMSK_PTXFEM_Pos (26U)
13169 #define USB_OTG_GINTMSK_PTXFEM_Msk (0x1U << USB_OTG_GINTMSK_PTXFEM_Pos) /*!< 0x04000000 */
13170 #define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk /*!< Periodic TxFIFO empty mask */
13171 #define USB_OTG_GINTMSK_LPMINTM_Pos (27U)
13172 #define USB_OTG_GINTMSK_LPMINTM_Msk (0x1U << USB_OTG_GINTMSK_LPMINTM_Pos) /*!< 0x08000000 */
13173 #define USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk /*!< LPM interrupt Mask */
13174 #define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U)
13175 #define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1U << USB_OTG_GINTMSK_CIDSCHGM_Pos) /*!< 0x10000000 */
13176 #define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk /*!< Connector ID status change mask */
13177 #define USB_OTG_GINTMSK_DISCINT_Pos (29U)
13178 #define USB_OTG_GINTMSK_DISCINT_Msk (0x1U << USB_OTG_GINTMSK_DISCINT_Pos) /*!< 0x20000000 */
13179 #define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk /*!< Disconnect detected interrupt mask */
13180 #define USB_OTG_GINTMSK_SRQIM_Pos (30U)
13181 #define USB_OTG_GINTMSK_SRQIM_Msk (0x1U << USB_OTG_GINTMSK_SRQIM_Pos) /*!< 0x40000000 */
13182 #define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk /*!< Session request/new session detected interrupt mask */
13183 #define USB_OTG_GINTMSK_WUIM_Pos (31U)
13184 #define USB_OTG_GINTMSK_WUIM_Msk (0x1U << USB_OTG_GINTMSK_WUIM_Pos) /*!< 0x80000000 */
13185 #define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk /*!< Resume/remote wakeup detected interrupt mask */
13186
13187 /******************** Bit definition for USB_OTG_DAINT register ********************/
13188 #define USB_OTG_DAINT_IEPINT_Pos (0U)
13189 #define USB_OTG_DAINT_IEPINT_Msk (0xFFFFU << USB_OTG_DAINT_IEPINT_Pos) /*!< 0x0000FFFF */
13190 #define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk /*!< IN endpoint interrupt bits */
13191 #define USB_OTG_DAINT_OEPINT_Pos (16U)
13192 #define USB_OTG_DAINT_OEPINT_Msk (0xFFFFU << USB_OTG_DAINT_OEPINT_Pos) /*!< 0xFFFF0000 */
13193 #define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk /*!< OUT endpoint interrupt bits */
13194
13195 /******************** Bit definition for USB_OTG_HAINTMSK register ********************/
13196 #define USB_OTG_HAINTMSK_HAINTM_Pos (0U)
13197 #define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFU << USB_OTG_HAINTMSK_HAINTM_Pos) /*!< 0x0000FFFF */
13198 #define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk /*!< Channel interrupt mask */
13199
13200 /******************** Bit definition for USB_OTG_GRXSTSP register ********************/
13201 #define USB_OTG_GRXSTSP_EPNUM_Pos (0U)
13202 #define USB_OTG_GRXSTSP_EPNUM_Msk (0xFU << USB_OTG_GRXSTSP_EPNUM_Pos) /*!< 0x0000000F */
13203 #define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk /*!< IN EP interrupt mask bits */
13204 #define USB_OTG_GRXSTSP_BCNT_Pos (4U)
13205 #define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFU << USB_OTG_GRXSTSP_BCNT_Pos) /*!< 0x00007FF0 */
13206 #define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk /*!< OUT EP interrupt mask bits */
13207 #define USB_OTG_GRXSTSP_DPID_Pos (15U)
13208 #define USB_OTG_GRXSTSP_DPID_Msk (0x3U << USB_OTG_GRXSTSP_DPID_Pos) /*!< 0x00018000 */
13209 #define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk /*!< OUT EP interrupt mask bits */
13210 #define USB_OTG_GRXSTSP_PKTSTS_Pos (17U)
13211 #define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFU << USB_OTG_GRXSTSP_PKTSTS_Pos) /*!< 0x001E0000 */
13212 #define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk /*!< OUT EP interrupt mask bits */
13213
13214 /******************** Bit definition for USB_OTG_DAINTMSK register ********************/
13215 #define USB_OTG_DAINTMSK_IEPM_Pos (0U)
13216 #define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFU << USB_OTG_DAINTMSK_IEPM_Pos) /*!< 0x0000FFFF */
13217 #define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk /*!< IN EP interrupt mask bits */
13218 #define USB_OTG_DAINTMSK_OEPM_Pos (16U)
13219 #define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFU << USB_OTG_DAINTMSK_OEPM_Pos) /*!< 0xFFFF0000 */
13220 #define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk /*!< OUT EP interrupt mask bits */
13221
13222 /******************** Bit definition for USB_OTG_GRXFSIZ register ********************/
13223 #define USB_OTG_GRXFSIZ_RXFD_Pos (0U)
13224 #define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFU << USB_OTG_GRXFSIZ_RXFD_Pos) /*!< 0x0000FFFF */
13225 #define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk /*!< RxFIFO depth */
13226
13227 /******************** Bit definition for USB_OTG_DVBUSDIS register ********************/
13228 #define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U)
13229 #define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFU << USB_OTG_DVBUSDIS_VBUSDT_Pos) /*!< 0x0000FFFF */
13230 #define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk /*!< Device VBUS discharge time */
13231
13232 /******************** Bit definition for OTG register ********************/
13233 #define USB_OTG_NPTXFSA_Pos (0U)
13234 #define USB_OTG_NPTXFSA_Msk (0xFFFFU << USB_OTG_NPTXFSA_Pos) /*!< 0x0000FFFF */
13235 #define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk /*!< Nonperiodic transmit RAM start address */
13236 #define USB_OTG_NPTXFD_Pos (16U)
13237 #define USB_OTG_NPTXFD_Msk (0xFFFFU << USB_OTG_NPTXFD_Pos) /*!< 0xFFFF0000 */
13238 #define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk /*!< Nonperiodic TxFIFO depth */
13239 #define USB_OTG_TX0FSA_Pos (0U)
13240 #define USB_OTG_TX0FSA_Msk (0xFFFFU << USB_OTG_TX0FSA_Pos) /*!< 0x0000FFFF */
13241 #define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk /*!< Endpoint 0 transmit RAM start address */
13242 #define USB_OTG_TX0FD_Pos (16U)
13243 #define USB_OTG_TX0FD_Msk (0xFFFFU << USB_OTG_TX0FD_Pos) /*!< 0xFFFF0000 */
13244 #define USB_OTG_TX0FD USB_OTG_TX0FD_Msk /*!< Endpoint 0 TxFIFO depth */
13245
13246 /******************** Bit definition forUSB_OTG_DVBUSPULSE register ********************/
13247 #define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U)
13248 #define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFU << USB_OTG_DVBUSPULSE_DVBUSP_Pos) /*!< 0x00000FFF */
13249 #define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk /*!< Device VBUS pulsing time */
13250
13251 /******************** Bit definition for USB_OTG_GNPTXSTS register ********************/
13252 #define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U)
13253 #define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFU << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) /*!< 0x0000FFFF */
13254 #define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk /*!< Nonperiodic TxFIFO space available */
13255
13256 #define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U)
13257 #define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFU << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00FF0000 */
13258 #define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk /*!< Nonperiodic transmit request queue space available */
13259 #define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00010000 */
13260 #define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00020000 */
13261 #define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00040000 */
13262 #define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00080000 */
13263 #define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00100000 */
13264 #define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00200000 */
13265 #define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00400000 */
13266 #define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00800000 */
13267
13268 #define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U)
13269 #define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FU << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x7F000000 */
13270 #define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk /*!< Top of the nonperiodic transmit request queue */
13271 #define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x01000000 */
13272 #define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x02000000 */
13273 #define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x04000000 */
13274 #define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x08000000 */
13275 #define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x10000000 */
13276 #define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x20000000 */
13277 #define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x40000000 */
13278
13279 /******************** Bit definition for USB_OTG_DTHRCTL register ********************/
13280 #define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U)
13281 #define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1U << USB_OTG_DTHRCTL_NONISOTHREN_Pos) /*!< 0x00000001 */
13282 #define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk /*!< Nonisochronous IN endpoints threshold enable */
13283 #define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U)
13284 #define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1U << USB_OTG_DTHRCTL_ISOTHREN_Pos) /*!< 0x00000002 */
13285 #define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk /*!< ISO IN endpoint threshold enable */
13286
13287 #define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U)
13288 #define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFU << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x000007FC */
13289 #define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk /*!< Transmit threshold length */
13290 #define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000004 */
13291 #define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000008 */
13292 #define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000010 */
13293 #define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000020 */
13294 #define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000040 */
13295 #define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000080 */
13296 #define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000100 */
13297 #define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000200 */
13298 #define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000400 */
13299 #define USB_OTG_DTHRCTL_RXTHREN_Pos (16U)
13300 #define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1U << USB_OTG_DTHRCTL_RXTHREN_Pos) /*!< 0x00010000 */
13301 #define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk /*!< Receive threshold enable */
13302
13303 #define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U)
13304 #define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFU << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x03FE0000 */
13305 #define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk /*!< Receive threshold length */
13306 #define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00020000 */
13307 #define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00040000 */
13308 #define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00080000 */
13309 #define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00100000 */
13310 #define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00200000 */
13311 #define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00400000 */
13312 #define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00800000 */
13313 #define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x01000000 */
13314 #define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x02000000 */
13315 #define USB_OTG_DTHRCTL_ARPEN_Pos (27U)
13316 #define USB_OTG_DTHRCTL_ARPEN_Msk (0x1U << USB_OTG_DTHRCTL_ARPEN_Pos) /*!< 0x08000000 */
13317 #define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk /*!< Arbiter parking enable */
13318
13319 /******************** Bit definition for USB_OTG_DIEPEMPMSK register ********************/
13320 #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U)
13321 #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFU << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) /*!< 0x0000FFFF */
13322 #define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk /*!< IN EP Tx FIFO empty interrupt mask bits */
13323
13324 /******************** Bit definition for USB_OTG_DEACHINT register ********************/
13325 #define USB_OTG_DEACHINT_IEP1INT_Pos (1U)
13326 #define USB_OTG_DEACHINT_IEP1INT_Msk (0x1U << USB_OTG_DEACHINT_IEP1INT_Pos) /*!< 0x00000002 */
13327 #define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk /*!< IN endpoint 1interrupt bit */
13328 #define USB_OTG_DEACHINT_OEP1INT_Pos (17U)
13329 #define USB_OTG_DEACHINT_OEP1INT_Msk (0x1U << USB_OTG_DEACHINT_OEP1INT_Pos) /*!< 0x00020000 */
13330 #define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk /*!< OUT endpoint 1 interrupt bit */
13331
13332 /******************** Bit definition for USB_OTG_GCCFG register ********************/
13333 #define USB_OTG_GCCFG_DCDET_Pos (0U)
13334 #define USB_OTG_GCCFG_DCDET_Msk (0x1U << USB_OTG_GCCFG_DCDET_Pos) /*!< 0x00000001 */
13335 #define USB_OTG_GCCFG_DCDET USB_OTG_GCCFG_DCDET_Msk /*!< Data contact detection (DCD) status */
13336 #define USB_OTG_GCCFG_PDET_Pos (1U)
13337 #define USB_OTG_GCCFG_PDET_Msk (0x1U << USB_OTG_GCCFG_PDET_Pos) /*!< 0x00000002 */
13338 #define USB_OTG_GCCFG_PDET USB_OTG_GCCFG_PDET_Msk /*!< Primary detection (PD) status */
13339 #define USB_OTG_GCCFG_SDET_Pos (2U)
13340 #define USB_OTG_GCCFG_SDET_Msk (0x1U << USB_OTG_GCCFG_SDET_Pos) /*!< 0x00000004 */
13341 #define USB_OTG_GCCFG_SDET USB_OTG_GCCFG_SDET_Msk /*!< Secondary detection (SD) status */
13342 #define USB_OTG_GCCFG_PS2DET_Pos (3U)
13343 #define USB_OTG_GCCFG_PS2DET_Msk (0x1U << USB_OTG_GCCFG_PS2DET_Pos) /*!< 0x00000008 */
13344 #define USB_OTG_GCCFG_PS2DET USB_OTG_GCCFG_PS2DET_Msk /*!< DM pull-up detection status */
13345 #define USB_OTG_GCCFG_PWRDWN_Pos (16U)
13346 #define USB_OTG_GCCFG_PWRDWN_Msk (0x1U << USB_OTG_GCCFG_PWRDWN_Pos) /*!< 0x00010000 */
13347 #define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk /*!< Power down */
13348 #define USB_OTG_GCCFG_BCDEN_Pos (17U)
13349 #define USB_OTG_GCCFG_BCDEN_Msk (0x1U << USB_OTG_GCCFG_BCDEN_Pos) /*!< 0x00020000 */
13350 #define USB_OTG_GCCFG_BCDEN USB_OTG_GCCFG_BCDEN_Msk /*!< Battery charging detector (BCD) enable */
13351 #define USB_OTG_GCCFG_DCDEN_Pos (18U)
13352 #define USB_OTG_GCCFG_DCDEN_Msk (0x1U << USB_OTG_GCCFG_DCDEN_Pos) /*!< 0x00040000 */
13353 #define USB_OTG_GCCFG_DCDEN USB_OTG_GCCFG_DCDEN_Msk /*!< Data contact detection (DCD) mode enable*/
13354 #define USB_OTG_GCCFG_PDEN_Pos (19U)
13355 #define USB_OTG_GCCFG_PDEN_Msk (0x1U << USB_OTG_GCCFG_PDEN_Pos) /*!< 0x00080000 */
13356 #define USB_OTG_GCCFG_PDEN USB_OTG_GCCFG_PDEN_Msk /*!< Primary detection (PD) mode enable*/
13357 #define USB_OTG_GCCFG_SDEN_Pos (20U)
13358 #define USB_OTG_GCCFG_SDEN_Msk (0x1U << USB_OTG_GCCFG_SDEN_Pos) /*!< 0x00100000 */
13359 #define USB_OTG_GCCFG_SDEN USB_OTG_GCCFG_SDEN_Msk /*!< Secondary detection (SD) mode enable */
13360 #define USB_OTG_GCCFG_VBDEN_Pos (21U)
13361 #define USB_OTG_GCCFG_VBDEN_Msk (0x1U << USB_OTG_GCCFG_VBDEN_Pos) /*!< 0x00200000 */
13362 #define USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk /*!< USB VBUS Detection Enable */
13363
13364 /******************** Bit definition forUSB_OTG_DEACHINTMSK register ********************/
13365 #define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U)
13366 #define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1U << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) /*!< 0x00000002 */
13367 #define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk /*!< IN Endpoint 1 interrupt mask bit */
13368 #define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U)
13369 #define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1U << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) /*!< 0x00020000 */
13370 #define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk /*!< OUT Endpoint 1 interrupt mask bit */
13371
13372 /******************** Bit definition for USB_OTG_CID register ********************/
13373 #define USB_OTG_CID_PRODUCT_ID_Pos (0U)
13374 #define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFU << USB_OTG_CID_PRODUCT_ID_Pos) /*!< 0xFFFFFFFF */
13375 #define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk /*!< Product ID field */
13376
13377 /******************** Bit definition for USB_OTG_GLPMCFG register ********************/
13378 #define USB_OTG_GLPMCFG_LPMEN_Pos (0U)
13379 #define USB_OTG_GLPMCFG_LPMEN_Msk (0x1U << USB_OTG_GLPMCFG_LPMEN_Pos) /*!< 0x00000001 */
13380 #define USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk /*!< LPM support enable */
13381 #define USB_OTG_GLPMCFG_LPMACK_Pos (1U)
13382 #define USB_OTG_GLPMCFG_LPMACK_Msk (0x1U << USB_OTG_GLPMCFG_LPMACK_Pos) /*!< 0x00000002 */
13383 #define USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk /*!< LPM Token acknowledge enable */
13384 #define USB_OTG_GLPMCFG_BESL_Pos (2U)
13385 #define USB_OTG_GLPMCFG_BESL_Msk (0xFU << USB_OTG_GLPMCFG_BESL_Pos) /*!< 0x0000003C */
13386 #define USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk /*!< BESL value received with last ACKed LPM Token */
13387 #define USB_OTG_GLPMCFG_REMWAKE_Pos (6U)
13388 #define USB_OTG_GLPMCFG_REMWAKE_Msk (0x1U << USB_OTG_GLPMCFG_REMWAKE_Pos) /*!< 0x00000040 */
13389 #define USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk /*!< bRemoteWake value received with last ACKed LPM Token */
13390 #define USB_OTG_GLPMCFG_L1SSEN_Pos (7U)
13391 #define USB_OTG_GLPMCFG_L1SSEN_Msk (0x1U << USB_OTG_GLPMCFG_L1SSEN_Pos) /*!< 0x00000080 */
13392 #define USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk /*!< L1 shallow sleep enable */
13393 #define USB_OTG_GLPMCFG_BESLTHRS_Pos (8U)
13394 #define USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFU << USB_OTG_GLPMCFG_BESLTHRS_Pos) /*!< 0x00000F00 */
13395 #define USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk /*!< BESL threshold */
13396 #define USB_OTG_GLPMCFG_L1DSEN_Pos (12U)
13397 #define USB_OTG_GLPMCFG_L1DSEN_Msk (0x1U << USB_OTG_GLPMCFG_L1DSEN_Pos) /*!< 0x00001000 */
13398 #define USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk /*!< L1 deep sleep enable */
13399 #define USB_OTG_GLPMCFG_LPMRSP_Pos (13U)
13400 #define USB_OTG_GLPMCFG_LPMRSP_Msk (0x3U << USB_OTG_GLPMCFG_LPMRSP_Pos) /*!< 0x00006000 */
13401 #define USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk /*!< LPM response */
13402 #define USB_OTG_GLPMCFG_SLPSTS_Pos (15U)
13403 #define USB_OTG_GLPMCFG_SLPSTS_Msk (0x1U << USB_OTG_GLPMCFG_SLPSTS_Pos) /*!< 0x00008000 */
13404 #define USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk /*!< Port sleep status */
13405 #define USB_OTG_GLPMCFG_L1RSMOK_Pos (16U)
13406 #define USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1U << USB_OTG_GLPMCFG_L1RSMOK_Pos) /*!< 0x00010000 */
13407 #define USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk /*!< Sleep State Resume OK */
13408 #define USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U)
13409 #define USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFU << USB_OTG_GLPMCFG_LPMCHIDX_Pos) /*!< 0x001E0000 */
13410 #define USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk /*!< LPM Channel Index */
13411 #define USB_OTG_GLPMCFG_LPMRCNT_Pos (21U)
13412 #define USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7U << USB_OTG_GLPMCFG_LPMRCNT_Pos) /*!< 0x00E00000 */
13413 #define USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk /*!< LPM retry count */
13414 #define USB_OTG_GLPMCFG_SNDLPM_Pos (24U)
13415 #define USB_OTG_GLPMCFG_SNDLPM_Msk (0x1U << USB_OTG_GLPMCFG_SNDLPM_Pos) /*!< 0x01000000 */
13416 #define USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk /*!< Send LPM transaction */
13417 #define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U)
13418 #define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7U << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos) /*!< 0x0E000000 */
13419 #define USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk /*!< LPM retry count status */
13420 #define USB_OTG_GLPMCFG_ENBESL_Pos (28U)
13421 #define USB_OTG_GLPMCFG_ENBESL_Msk (0x1U << USB_OTG_GLPMCFG_ENBESL_Pos) /*!< 0x10000000 */
13422 #define USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk /*!< Enable best effort service latency */
13423
13424 /******************** Bit definition for USB_OTG_DIEPEACHMSK1 register ********************/
13425 #define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U)
13426 #define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
13427 #define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */
13428 #define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U)
13429 #define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
13430 #define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */
13431 #define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U)
13432 #define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
13433 #define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */
13434 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U)
13435 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1U << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
13436 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
13437 #define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U)
13438 #define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
13439 #define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
13440 #define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U)
13441 #define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
13442 #define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
13443 #define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U)
13444 #define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
13445 #define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk /*!< FIFO underrun mask */
13446 #define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U)
13447 #define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
13448 #define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */
13449 #define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U)
13450 #define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
13451 #define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */
13452
13453 /******************** Bit definition for USB_OTG_HPRT register ********************/
13454 #define USB_OTG_HPRT_PCSTS_Pos (0U)
13455 #define USB_OTG_HPRT_PCSTS_Msk (0x1U << USB_OTG_HPRT_PCSTS_Pos) /*!< 0x00000001 */
13456 #define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk /*!< Port connect status */
13457 #define USB_OTG_HPRT_PCDET_Pos (1U)
13458 #define USB_OTG_HPRT_PCDET_Msk (0x1U << USB_OTG_HPRT_PCDET_Pos) /*!< 0x00000002 */
13459 #define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk /*!< Port connect detected */
13460 #define USB_OTG_HPRT_PENA_Pos (2U)
13461 #define USB_OTG_HPRT_PENA_Msk (0x1U << USB_OTG_HPRT_PENA_Pos) /*!< 0x00000004 */
13462 #define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk /*!< Port enable */
13463 #define USB_OTG_HPRT_PENCHNG_Pos (3U)
13464 #define USB_OTG_HPRT_PENCHNG_Msk (0x1U << USB_OTG_HPRT_PENCHNG_Pos) /*!< 0x00000008 */
13465 #define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk /*!< Port enable/disable change */
13466 #define USB_OTG_HPRT_POCA_Pos (4U)
13467 #define USB_OTG_HPRT_POCA_Msk (0x1U << USB_OTG_HPRT_POCA_Pos) /*!< 0x00000010 */
13468 #define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk /*!< Port overcurrent active */
13469 #define USB_OTG_HPRT_POCCHNG_Pos (5U)
13470 #define USB_OTG_HPRT_POCCHNG_Msk (0x1U << USB_OTG_HPRT_POCCHNG_Pos) /*!< 0x00000020 */
13471 #define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk /*!< Port overcurrent change */
13472 #define USB_OTG_HPRT_PRES_Pos (6U)
13473 #define USB_OTG_HPRT_PRES_Msk (0x1U << USB_OTG_HPRT_PRES_Pos) /*!< 0x00000040 */
13474 #define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk /*!< Port resume */
13475 #define USB_OTG_HPRT_PSUSP_Pos (7U)
13476 #define USB_OTG_HPRT_PSUSP_Msk (0x1U << USB_OTG_HPRT_PSUSP_Pos) /*!< 0x00000080 */
13477 #define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk /*!< Port suspend */
13478 #define USB_OTG_HPRT_PRST_Pos (8U)
13479 #define USB_OTG_HPRT_PRST_Msk (0x1U << USB_OTG_HPRT_PRST_Pos) /*!< 0x00000100 */
13480 #define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk /*!< Port reset */
13481
13482 #define USB_OTG_HPRT_PLSTS_Pos (10U)
13483 #define USB_OTG_HPRT_PLSTS_Msk (0x3U << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000C00 */
13484 #define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk /*!< Port line status */
13485 #define USB_OTG_HPRT_PLSTS_0 (0x1U << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000400 */
13486 #define USB_OTG_HPRT_PLSTS_1 (0x2U << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000800 */
13487 #define USB_OTG_HPRT_PPWR_Pos (12U)
13488 #define USB_OTG_HPRT_PPWR_Msk (0x1U << USB_OTG_HPRT_PPWR_Pos) /*!< 0x00001000 */
13489 #define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk /*!< Port power */
13490
13491 #define USB_OTG_HPRT_PTCTL_Pos (13U)
13492 #define USB_OTG_HPRT_PTCTL_Msk (0xFU << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x0001E000 */
13493 #define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk /*!< Port test control */
13494 #define USB_OTG_HPRT_PTCTL_0 (0x1U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00002000 */
13495 #define USB_OTG_HPRT_PTCTL_1 (0x2U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00004000 */
13496 #define USB_OTG_HPRT_PTCTL_2 (0x4U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00008000 */
13497 #define USB_OTG_HPRT_PTCTL_3 (0x8U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00010000 */
13498
13499 #define USB_OTG_HPRT_PSPD_Pos (17U)
13500 #define USB_OTG_HPRT_PSPD_Msk (0x3U << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00060000 */
13501 #define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk /*!< Port speed */
13502 #define USB_OTG_HPRT_PSPD_0 (0x1U << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00020000 */
13503 #define USB_OTG_HPRT_PSPD_1 (0x2U << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00040000 */
13504
13505 /******************** Bit definition for USB_OTG_DOEPEACHMSK1 register ********************/
13506 #define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U)
13507 #define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
13508 #define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */
13509 #define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U)
13510 #define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
13511 #define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */
13512 #define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U)
13513 #define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
13514 #define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk /*!< Timeout condition mask */
13515 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U)
13516 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1U << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
13517 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
13518 #define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U)
13519 #define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
13520 #define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
13521 #define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U)
13522 #define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
13523 #define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
13524 #define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U)
13525 #define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
13526 #define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk /*!< OUT packet error mask */
13527 #define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U)
13528 #define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
13529 #define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */
13530 #define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U)
13531 #define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_BERRM_Pos) /*!< 0x00001000 */
13532 #define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk /*!< Bubble error interrupt mask */
13533 #define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U)
13534 #define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
13535 #define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */
13536 #define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U)
13537 #define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_NYETM_Pos) /*!< 0x00004000 */
13538 #define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk /*!< NYET interrupt mask */
13539
13540 /******************** Bit definition for USB_OTG_HPTXFSIZ register ********************/
13541 #define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U)
13542 #define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFU << USB_OTG_HPTXFSIZ_PTXSA_Pos) /*!< 0x0000FFFF */
13543 #define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk /*!< Host periodic TxFIFO start address */
13544 #define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U)
13545 #define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFU << USB_OTG_HPTXFSIZ_PTXFD_Pos) /*!< 0xFFFF0000 */
13546 #define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk /*!< Host periodic TxFIFO depth */
13547
13548 /******************** Bit definition for USB_OTG_DIEPCTL register ********************/
13549 #define USB_OTG_DIEPCTL_MPSIZ_Pos (0U)
13550 #define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFU << USB_OTG_DIEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
13551 #define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk /*!< Maximum packet size */
13552 #define USB_OTG_DIEPCTL_USBAEP_Pos (15U)
13553 #define USB_OTG_DIEPCTL_USBAEP_Msk (0x1U << USB_OTG_DIEPCTL_USBAEP_Pos) /*!< 0x00008000 */
13554 #define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk /*!< USB active endpoint */
13555 #define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U)
13556 #define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1U << USB_OTG_DIEPCTL_EONUM_DPID_Pos) /*!< 0x00010000 */
13557 #define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk /*!< Even/odd frame */
13558 #define USB_OTG_DIEPCTL_NAKSTS_Pos (17U)
13559 #define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1U << USB_OTG_DIEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
13560 #define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk /*!< NAK status */
13561
13562 #define USB_OTG_DIEPCTL_EPTYP_Pos (18U)
13563 #define USB_OTG_DIEPCTL_EPTYP_Msk (0x3U << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
13564 #define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk /*!< Endpoint type */
13565 #define USB_OTG_DIEPCTL_EPTYP_0 (0x1U << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00040000 */
13566 #define USB_OTG_DIEPCTL_EPTYP_1 (0x2U << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00080000 */
13567 #define USB_OTG_DIEPCTL_STALL_Pos (21U)
13568 #define USB_OTG_DIEPCTL_STALL_Msk (0x1U << USB_OTG_DIEPCTL_STALL_Pos) /*!< 0x00200000 */
13569 #define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk /*!< STALL handshake */
13570
13571 #define USB_OTG_DIEPCTL_TXFNUM_Pos (22U)
13572 #define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFU << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x03C00000 */
13573 #define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk /*!< TxFIFO number */
13574 #define USB_OTG_DIEPCTL_TXFNUM_0 (0x1U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00400000 */
13575 #define USB_OTG_DIEPCTL_TXFNUM_1 (0x2U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00800000 */
13576 #define USB_OTG_DIEPCTL_TXFNUM_2 (0x4U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x01000000 */
13577 #define USB_OTG_DIEPCTL_TXFNUM_3 (0x8U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x02000000 */
13578 #define USB_OTG_DIEPCTL_CNAK_Pos (26U)
13579 #define USB_OTG_DIEPCTL_CNAK_Msk (0x1U << USB_OTG_DIEPCTL_CNAK_Pos) /*!< 0x04000000 */
13580 #define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk /*!< Clear NAK */
13581 #define USB_OTG_DIEPCTL_SNAK_Pos (27U)
13582 #define USB_OTG_DIEPCTL_SNAK_Msk (0x1U << USB_OTG_DIEPCTL_SNAK_Pos) /*!< 0x08000000 */
13583 #define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk /*!< Set NAK */
13584 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U)
13585 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1U << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
13586 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */
13587 #define USB_OTG_DIEPCTL_SODDFRM_Pos (29U)
13588 #define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1U << USB_OTG_DIEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
13589 #define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk /*!< Set odd frame */
13590 #define USB_OTG_DIEPCTL_EPDIS_Pos (30U)
13591 #define USB_OTG_DIEPCTL_EPDIS_Msk (0x1U << USB_OTG_DIEPCTL_EPDIS_Pos) /*!< 0x40000000 */
13592 #define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk /*!< Endpoint disable */
13593 #define USB_OTG_DIEPCTL_EPENA_Pos (31U)
13594 #define USB_OTG_DIEPCTL_EPENA_Msk (0x1U << USB_OTG_DIEPCTL_EPENA_Pos) /*!< 0x80000000 */
13595 #define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk /*!< Endpoint enable */
13596
13597 /******************** Bit definition for USB_OTG_HCCHAR register ********************/
13598 #define USB_OTG_HCCHAR_MPSIZ_Pos (0U)
13599 #define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFU << USB_OTG_HCCHAR_MPSIZ_Pos) /*!< 0x000007FF */
13600 #define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk /*!< Maximum packet size */
13601
13602 #define USB_OTG_HCCHAR_EPNUM_Pos (11U)
13603 #define USB_OTG_HCCHAR_EPNUM_Msk (0xFU << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00007800 */
13604 #define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk /*!< Endpoint number */
13605 #define USB_OTG_HCCHAR_EPNUM_0 (0x1U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00000800 */
13606 #define USB_OTG_HCCHAR_EPNUM_1 (0x2U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00001000 */
13607 #define USB_OTG_HCCHAR_EPNUM_2 (0x4U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00002000 */
13608 #define USB_OTG_HCCHAR_EPNUM_3 (0x8U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00004000 */
13609 #define USB_OTG_HCCHAR_EPDIR_Pos (15U)
13610 #define USB_OTG_HCCHAR_EPDIR_Msk (0x1U << USB_OTG_HCCHAR_EPDIR_Pos) /*!< 0x00008000 */
13611 #define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk /*!< Endpoint direction */
13612 #define USB_OTG_HCCHAR_LSDEV_Pos (17U)
13613 #define USB_OTG_HCCHAR_LSDEV_Msk (0x1U << USB_OTG_HCCHAR_LSDEV_Pos) /*!< 0x00020000 */
13614 #define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk /*!< Low-speed device */
13615
13616 #define USB_OTG_HCCHAR_EPTYP_Pos (18U)
13617 #define USB_OTG_HCCHAR_EPTYP_Msk (0x3U << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x000C0000 */
13618 #define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk /*!< Endpoint type */
13619 #define USB_OTG_HCCHAR_EPTYP_0 (0x1U << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00040000 */
13620 #define USB_OTG_HCCHAR_EPTYP_1 (0x2U << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00080000 */
13621
13622 #define USB_OTG_HCCHAR_MC_Pos (20U)
13623 #define USB_OTG_HCCHAR_MC_Msk (0x3U << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00300000 */
13624 #define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk /*!< Multi Count (MC) / Error Count (EC) */
13625 #define USB_OTG_HCCHAR_MC_0 (0x1U << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00100000 */
13626 #define USB_OTG_HCCHAR_MC_1 (0x2U << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00200000 */
13627
13628 #define USB_OTG_HCCHAR_DAD_Pos (22U)
13629 #define USB_OTG_HCCHAR_DAD_Msk (0x7FU << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x1FC00000 */
13630 #define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk /*!< Device address */
13631 #define USB_OTG_HCCHAR_DAD_0 (0x01U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00400000 */
13632 #define USB_OTG_HCCHAR_DAD_1 (0x02U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00800000 */
13633 #define USB_OTG_HCCHAR_DAD_2 (0x04U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x01000000 */
13634 #define USB_OTG_HCCHAR_DAD_3 (0x08U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x02000000 */
13635 #define USB_OTG_HCCHAR_DAD_4 (0x10U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x04000000 */
13636 #define USB_OTG_HCCHAR_DAD_5 (0x20U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x08000000 */
13637 #define USB_OTG_HCCHAR_DAD_6 (0x40U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x10000000 */
13638 #define USB_OTG_HCCHAR_ODDFRM_Pos (29U)
13639 #define USB_OTG_HCCHAR_ODDFRM_Msk (0x1U << USB_OTG_HCCHAR_ODDFRM_Pos) /*!< 0x20000000 */
13640 #define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk /*!< Odd frame */
13641 #define USB_OTG_HCCHAR_CHDIS_Pos (30U)
13642 #define USB_OTG_HCCHAR_CHDIS_Msk (0x1U << USB_OTG_HCCHAR_CHDIS_Pos) /*!< 0x40000000 */
13643 #define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk /*!< Channel disable */
13644 #define USB_OTG_HCCHAR_CHENA_Pos (31U)
13645 #define USB_OTG_HCCHAR_CHENA_Msk (0x1U << USB_OTG_HCCHAR_CHENA_Pos) /*!< 0x80000000 */
13646 #define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk /*!< Channel enable */
13647
13648 /******************** Bit definition for USB_OTG_HCSPLT register ********************/
13649
13650 #define USB_OTG_HCSPLT_PRTADDR_Pos (0U)
13651 #define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FU << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x0000007F */
13652 #define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk /*!< Port address */
13653 #define USB_OTG_HCSPLT_PRTADDR_0 (0x01U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000001 */
13654 #define USB_OTG_HCSPLT_PRTADDR_1 (0x02U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000002 */
13655 #define USB_OTG_HCSPLT_PRTADDR_2 (0x04U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000004 */
13656 #define USB_OTG_HCSPLT_PRTADDR_3 (0x08U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000008 */
13657 #define USB_OTG_HCSPLT_PRTADDR_4 (0x10U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000010 */
13658 #define USB_OTG_HCSPLT_PRTADDR_5 (0x20U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000020 */
13659 #define USB_OTG_HCSPLT_PRTADDR_6 (0x40U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000040 */
13660
13661 #define USB_OTG_HCSPLT_HUBADDR_Pos (7U)
13662 #define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FU << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00003F80 */
13663 #define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk /*!< Hub address */
13664 #define USB_OTG_HCSPLT_HUBADDR_0 (0x01U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000080 */
13665 #define USB_OTG_HCSPLT_HUBADDR_1 (0x02U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000100 */
13666 #define USB_OTG_HCSPLT_HUBADDR_2 (0x04U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000200 */
13667 #define USB_OTG_HCSPLT_HUBADDR_3 (0x08U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000400 */
13668 #define USB_OTG_HCSPLT_HUBADDR_4 (0x10U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000800 */
13669 #define USB_OTG_HCSPLT_HUBADDR_5 (0x20U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00001000 */
13670 #define USB_OTG_HCSPLT_HUBADDR_6 (0x40U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00002000 */
13671
13672 #define USB_OTG_HCSPLT_XACTPOS_Pos (14U)
13673 #define USB_OTG_HCSPLT_XACTPOS_Msk (0x3U << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x0000C000 */
13674 #define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk /*!< XACTPOS */
13675 #define USB_OTG_HCSPLT_XACTPOS_0 (0x1U << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00004000 */
13676 #define USB_OTG_HCSPLT_XACTPOS_1 (0x2U << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00008000 */
13677 #define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U)
13678 #define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1U << USB_OTG_HCSPLT_COMPLSPLT_Pos) /*!< 0x00010000 */
13679 #define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk /*!< Do complete split */
13680 #define USB_OTG_HCSPLT_SPLITEN_Pos (31U)
13681 #define USB_OTG_HCSPLT_SPLITEN_Msk (0x1U << USB_OTG_HCSPLT_SPLITEN_Pos) /*!< 0x80000000 */
13682 #define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk /*!< Split enable */
13683
13684 /******************** Bit definition for USB_OTG_HCINT register ********************/
13685 #define USB_OTG_HCINT_XFRC_Pos (0U)
13686 #define USB_OTG_HCINT_XFRC_Msk (0x1U << USB_OTG_HCINT_XFRC_Pos) /*!< 0x00000001 */
13687 #define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk /*!< Transfer completed */
13688 #define USB_OTG_HCINT_CHH_Pos (1U)
13689 #define USB_OTG_HCINT_CHH_Msk (0x1U << USB_OTG_HCINT_CHH_Pos) /*!< 0x00000002 */
13690 #define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk /*!< Channel halted */
13691 #define USB_OTG_HCINT_AHBERR_Pos (2U)
13692 #define USB_OTG_HCINT_AHBERR_Msk (0x1U << USB_OTG_HCINT_AHBERR_Pos) /*!< 0x00000004 */
13693 #define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk /*!< AHB error */
13694 #define USB_OTG_HCINT_STALL_Pos (3U)
13695 #define USB_OTG_HCINT_STALL_Msk (0x1U << USB_OTG_HCINT_STALL_Pos) /*!< 0x00000008 */
13696 #define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk /*!< STALL response received interrupt */
13697 #define USB_OTG_HCINT_NAK_Pos (4U)
13698 #define USB_OTG_HCINT_NAK_Msk (0x1U << USB_OTG_HCINT_NAK_Pos) /*!< 0x00000010 */
13699 #define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk /*!< NAK response received interrupt */
13700 #define USB_OTG_HCINT_ACK_Pos (5U)
13701 #define USB_OTG_HCINT_ACK_Msk (0x1U << USB_OTG_HCINT_ACK_Pos) /*!< 0x00000020 */
13702 #define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk /*!< ACK response received/transmitted interrupt */
13703 #define USB_OTG_HCINT_NYET_Pos (6U)
13704 #define USB_OTG_HCINT_NYET_Msk (0x1U << USB_OTG_HCINT_NYET_Pos) /*!< 0x00000040 */
13705 #define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk /*!< Response received interrupt */
13706 #define USB_OTG_HCINT_TXERR_Pos (7U)
13707 #define USB_OTG_HCINT_TXERR_Msk (0x1U << USB_OTG_HCINT_TXERR_Pos) /*!< 0x00000080 */
13708 #define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk /*!< Transaction error */
13709 #define USB_OTG_HCINT_BBERR_Pos (8U)
13710 #define USB_OTG_HCINT_BBERR_Msk (0x1U << USB_OTG_HCINT_BBERR_Pos) /*!< 0x00000100 */
13711 #define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk /*!< Babble error */
13712 #define USB_OTG_HCINT_FRMOR_Pos (9U)
13713 #define USB_OTG_HCINT_FRMOR_Msk (0x1U << USB_OTG_HCINT_FRMOR_Pos) /*!< 0x00000200 */
13714 #define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk /*!< Frame overrun */
13715 #define USB_OTG_HCINT_DTERR_Pos (10U)
13716 #define USB_OTG_HCINT_DTERR_Msk (0x1U << USB_OTG_HCINT_DTERR_Pos) /*!< 0x00000400 */
13717 #define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk /*!< Data toggle error */
13718
13719 /******************** Bit definition for USB_OTG_DIEPINT register ********************/
13720 #define USB_OTG_DIEPINT_XFRC_Pos (0U)
13721 #define USB_OTG_DIEPINT_XFRC_Msk (0x1U << USB_OTG_DIEPINT_XFRC_Pos) /*!< 0x00000001 */
13722 #define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk /*!< Transfer completed interrupt */
13723 #define USB_OTG_DIEPINT_EPDISD_Pos (1U)
13724 #define USB_OTG_DIEPINT_EPDISD_Msk (0x1U << USB_OTG_DIEPINT_EPDISD_Pos) /*!< 0x00000002 */
13725 #define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */
13726 #define USB_OTG_DIEPINT_TOC_Pos (3U)
13727 #define USB_OTG_DIEPINT_TOC_Msk (0x1U << USB_OTG_DIEPINT_TOC_Pos) /*!< 0x00000008 */
13728 #define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk /*!< Timeout condition */
13729 #define USB_OTG_DIEPINT_ITTXFE_Pos (4U)
13730 #define USB_OTG_DIEPINT_ITTXFE_Msk (0x1U << USB_OTG_DIEPINT_ITTXFE_Pos) /*!< 0x00000010 */
13731 #define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk /*!< IN token received when TxFIFO is empty */
13732 #define USB_OTG_DIEPINT_INEPNE_Pos (6U)
13733 #define USB_OTG_DIEPINT_INEPNE_Msk (0x1U << USB_OTG_DIEPINT_INEPNE_Pos) /*!< 0x00000040 */
13734 #define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk /*!< IN endpoint NAK effective */
13735 #define USB_OTG_DIEPINT_TXFE_Pos (7U)
13736 #define USB_OTG_DIEPINT_TXFE_Msk (0x1U << USB_OTG_DIEPINT_TXFE_Pos) /*!< 0x00000080 */
13737 #define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk /*!< Transmit FIFO empty */
13738 #define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U)
13739 #define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1U << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) /*!< 0x00000100 */
13740 #define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk /*!< Transmit Fifo Underrun */
13741 #define USB_OTG_DIEPINT_BNA_Pos (9U)
13742 #define USB_OTG_DIEPINT_BNA_Msk (0x1U << USB_OTG_DIEPINT_BNA_Pos) /*!< 0x00000200 */
13743 #define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk /*!< Buffer not available interrupt */
13744 #define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U)
13745 #define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1U << USB_OTG_DIEPINT_PKTDRPSTS_Pos) /*!< 0x00000800 */
13746 #define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk /*!< Packet dropped status */
13747 #define USB_OTG_DIEPINT_BERR_Pos (12U)
13748 #define USB_OTG_DIEPINT_BERR_Msk (0x1U << USB_OTG_DIEPINT_BERR_Pos) /*!< 0x00001000 */
13749 #define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk /*!< Babble error interrupt */
13750 #define USB_OTG_DIEPINT_NAK_Pos (13U)
13751 #define USB_OTG_DIEPINT_NAK_Msk (0x1U << USB_OTG_DIEPINT_NAK_Pos) /*!< 0x00002000 */
13752 #define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk /*!< NAK interrupt */
13753
13754 /******************** Bit definition forUSB_OTG_HCINTMSK register ********************/
13755 #define USB_OTG_HCINTMSK_XFRCM_Pos (0U)
13756 #define USB_OTG_HCINTMSK_XFRCM_Msk (0x1U << USB_OTG_HCINTMSK_XFRCM_Pos) /*!< 0x00000001 */
13757 #define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk /*!< Transfer completed mask */
13758 #define USB_OTG_HCINTMSK_CHHM_Pos (1U)
13759 #define USB_OTG_HCINTMSK_CHHM_Msk (0x1U << USB_OTG_HCINTMSK_CHHM_Pos) /*!< 0x00000002 */
13760 #define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk /*!< Channel halted mask */
13761 #define USB_OTG_HCINTMSK_AHBERR_Pos (2U)
13762 #define USB_OTG_HCINTMSK_AHBERR_Msk (0x1U << USB_OTG_HCINTMSK_AHBERR_Pos) /*!< 0x00000004 */
13763 #define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk /*!< AHB error */
13764 #define USB_OTG_HCINTMSK_STALLM_Pos (3U)
13765 #define USB_OTG_HCINTMSK_STALLM_Msk (0x1U << USB_OTG_HCINTMSK_STALLM_Pos) /*!< 0x00000008 */
13766 #define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk /*!< STALL response received interrupt mask */
13767 #define USB_OTG_HCINTMSK_NAKM_Pos (4U)
13768 #define USB_OTG_HCINTMSK_NAKM_Msk (0x1U << USB_OTG_HCINTMSK_NAKM_Pos) /*!< 0x00000010 */
13769 #define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk /*!< NAK response received interrupt mask */
13770 #define USB_OTG_HCINTMSK_ACKM_Pos (5U)
13771 #define USB_OTG_HCINTMSK_ACKM_Msk (0x1U << USB_OTG_HCINTMSK_ACKM_Pos) /*!< 0x00000020 */
13772 #define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk /*!< ACK response received/transmitted interrupt mask */
13773 #define USB_OTG_HCINTMSK_NYET_Pos (6U)
13774 #define USB_OTG_HCINTMSK_NYET_Msk (0x1U << USB_OTG_HCINTMSK_NYET_Pos) /*!< 0x00000040 */
13775 #define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk /*!< response received interrupt mask */
13776 #define USB_OTG_HCINTMSK_TXERRM_Pos (7U)
13777 #define USB_OTG_HCINTMSK_TXERRM_Msk (0x1U << USB_OTG_HCINTMSK_TXERRM_Pos) /*!< 0x00000080 */
13778 #define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk /*!< Transaction error mask */
13779 #define USB_OTG_HCINTMSK_BBERRM_Pos (8U)
13780 #define USB_OTG_HCINTMSK_BBERRM_Msk (0x1U << USB_OTG_HCINTMSK_BBERRM_Pos) /*!< 0x00000100 */
13781 #define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk /*!< Babble error mask */
13782 #define USB_OTG_HCINTMSK_FRMORM_Pos (9U)
13783 #define USB_OTG_HCINTMSK_FRMORM_Msk (0x1U << USB_OTG_HCINTMSK_FRMORM_Pos) /*!< 0x00000200 */
13784 #define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk /*!< Frame overrun mask */
13785 #define USB_OTG_HCINTMSK_DTERRM_Pos (10U)
13786 #define USB_OTG_HCINTMSK_DTERRM_Msk (0x1U << USB_OTG_HCINTMSK_DTERRM_Pos) /*!< 0x00000400 */
13787 #define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk /*!< Data toggle error mask */
13788
13789 /******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/
13790
13791 #define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U)
13792 #define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
13793 #define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk /*!< Transfer size */
13794 #define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U)
13795 #define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_DIEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
13796 #define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk /*!< Packet count */
13797 #define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U)
13798 #define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3U << USB_OTG_DIEPTSIZ_MULCNT_Pos) /*!< 0x60000000 */
13799 #define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk /*!< Packet count */
13800 /******************** Bit definition for USB_OTG_HCTSIZ register ********************/
13801 #define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U)
13802 #define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_HCTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
13803 #define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk /*!< Transfer size */
13804 #define USB_OTG_HCTSIZ_PKTCNT_Pos (19U)
13805 #define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_HCTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
13806 #define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk /*!< Packet count */
13807 #define USB_OTG_HCTSIZ_DOPING_Pos (31U)
13808 #define USB_OTG_HCTSIZ_DOPING_Msk (0x1U << USB_OTG_HCTSIZ_DOPING_Pos) /*!< 0x80000000 */
13809 #define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk /*!< Do PING */
13810 #define USB_OTG_HCTSIZ_DPID_Pos (29U)
13811 #define USB_OTG_HCTSIZ_DPID_Msk (0x3U << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x60000000 */
13812 #define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk /*!< Data PID */
13813 #define USB_OTG_HCTSIZ_DPID_0 (0x1U << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x20000000 */
13814 #define USB_OTG_HCTSIZ_DPID_1 (0x2U << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x40000000 */
13815
13816 /******************** Bit definition for USB_OTG_DIEPDMA register ********************/
13817 #define USB_OTG_DIEPDMA_DMAADDR_Pos (0U)
13818 #define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFU << USB_OTG_DIEPDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
13819 #define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk /*!< DMA address */
13820
13821 /******************** Bit definition for USB_OTG_HCDMA register ********************/
13822 #define USB_OTG_HCDMA_DMAADDR_Pos (0U)
13823 #define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFU << USB_OTG_HCDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
13824 #define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk /*!< DMA address */
13825
13826 /******************** Bit definition for USB_OTG_DTXFSTS register ********************/
13827 #define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U)
13828 #define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFU << USB_OTG_DTXFSTS_INEPTFSAV_Pos) /*!< 0x0000FFFF */
13829 #define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk /*!< IN endpoint TxFIFO space available */
13830
13831 /******************** Bit definition for USB_OTG_DIEPTXF register ********************/
13832 #define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U)
13833 #define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFU << USB_OTG_DIEPTXF_INEPTXSA_Pos) /*!< 0x0000FFFF */
13834 #define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk /*!< IN endpoint FIFOx transmit RAM start address */
13835 #define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U)
13836 #define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFU << USB_OTG_DIEPTXF_INEPTXFD_Pos) /*!< 0xFFFF0000 */
13837 #define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk /*!< IN endpoint TxFIFO depth */
13838
13839 /******************** Bit definition for USB_OTG_DOEPCTL register ********************/
13840
13841 #define USB_OTG_DOEPCTL_MPSIZ_Pos (0U)
13842 #define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFU << USB_OTG_DOEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
13843 #define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk /*!< Maximum packet size */ /*!<Bit 1 */
13844 #define USB_OTG_DOEPCTL_USBAEP_Pos (15U)
13845 #define USB_OTG_DOEPCTL_USBAEP_Msk (0x1U << USB_OTG_DOEPCTL_USBAEP_Pos) /*!< 0x00008000 */
13846 #define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk /*!< USB active endpoint */
13847 #define USB_OTG_DOEPCTL_NAKSTS_Pos (17U)
13848 #define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1U << USB_OTG_DOEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
13849 #define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk /*!< NAK status */
13850 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U)
13851 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1U << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
13852 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */
13853 #define USB_OTG_DOEPCTL_SODDFRM_Pos (29U)
13854 #define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1U << USB_OTG_DOEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
13855 #define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk /*!< Set odd frame */
13856 #define USB_OTG_DOEPCTL_EPTYP_Pos (18U)
13857 #define USB_OTG_DOEPCTL_EPTYP_Msk (0x3U << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
13858 #define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk /*!< Endpoint type */
13859 #define USB_OTG_DOEPCTL_EPTYP_0 (0x1U << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00040000 */
13860 #define USB_OTG_DOEPCTL_EPTYP_1 (0x2U << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00080000 */
13861 #define USB_OTG_DOEPCTL_SNPM_Pos (20U)
13862 #define USB_OTG_DOEPCTL_SNPM_Msk (0x1U << USB_OTG_DOEPCTL_SNPM_Pos) /*!< 0x00100000 */
13863 #define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk /*!< Snoop mode */
13864 #define USB_OTG_DOEPCTL_STALL_Pos (21U)
13865 #define USB_OTG_DOEPCTL_STALL_Msk (0x1U << USB_OTG_DOEPCTL_STALL_Pos) /*!< 0x00200000 */
13866 #define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk /*!< STALL handshake */
13867 #define USB_OTG_DOEPCTL_CNAK_Pos (26U)
13868 #define USB_OTG_DOEPCTL_CNAK_Msk (0x1U << USB_OTG_DOEPCTL_CNAK_Pos) /*!< 0x04000000 */
13869 #define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk /*!< Clear NAK */
13870 #define USB_OTG_DOEPCTL_SNAK_Pos (27U)
13871 #define USB_OTG_DOEPCTL_SNAK_Msk (0x1U << USB_OTG_DOEPCTL_SNAK_Pos) /*!< 0x08000000 */
13872 #define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk /*!< Set NAK */
13873 #define USB_OTG_DOEPCTL_EPDIS_Pos (30U)
13874 #define USB_OTG_DOEPCTL_EPDIS_Msk (0x1U << USB_OTG_DOEPCTL_EPDIS_Pos) /*!< 0x40000000 */
13875 #define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk /*!< Endpoint disable */
13876 #define USB_OTG_DOEPCTL_EPENA_Pos (31U)
13877 #define USB_OTG_DOEPCTL_EPENA_Msk (0x1U << USB_OTG_DOEPCTL_EPENA_Pos) /*!< 0x80000000 */
13878 #define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk /*!< Endpoint enable */
13879
13880 /******************** Bit definition for USB_OTG_DOEPINT register ********************/
13881 #define USB_OTG_DOEPINT_XFRC_Pos (0U)
13882 #define USB_OTG_DOEPINT_XFRC_Msk (0x1U << USB_OTG_DOEPINT_XFRC_Pos) /*!< 0x00000001 */
13883 #define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk /*!< Transfer completed interrupt */
13884 #define USB_OTG_DOEPINT_EPDISD_Pos (1U)
13885 #define USB_OTG_DOEPINT_EPDISD_Msk (0x1U << USB_OTG_DOEPINT_EPDISD_Pos) /*!< 0x00000002 */
13886 #define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */
13887 #define USB_OTG_DOEPINT_STUP_Pos (3U)
13888 #define USB_OTG_DOEPINT_STUP_Msk (0x1U << USB_OTG_DOEPINT_STUP_Pos) /*!< 0x00000008 */
13889 #define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk /*!< SETUP phase done */
13890 #define USB_OTG_DOEPINT_OTEPDIS_Pos (4U)
13891 #define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1U << USB_OTG_DOEPINT_OTEPDIS_Pos) /*!< 0x00000010 */
13892 #define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk /*!< OUT token received when endpoint disabled */
13893 #define USB_OTG_DOEPINT_OTEPSPR_Pos (5U)
13894 #define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1U << USB_OTG_DOEPINT_OTEPSPR_Pos) /*!< 0x00000020 */
13895 #define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk /*!< Status Phase Received For Control Write */
13896 #define USB_OTG_DOEPINT_B2BSTUP_Pos (6U)
13897 #define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1U << USB_OTG_DOEPINT_B2BSTUP_Pos) /*!< 0x00000040 */
13898 #define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk /*!< Back-to-back SETUP packets received */
13899 #define USB_OTG_DOEPINT_NYET_Pos (14U)
13900 #define USB_OTG_DOEPINT_NYET_Msk (0x1U << USB_OTG_DOEPINT_NYET_Pos) /*!< 0x00004000 */
13901 #define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk /*!< NYET interrupt */
13902
13903 /******************** Bit definition for USB_OTG_DOEPTSIZ register ********************/
13904
13905 #define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U)
13906 #define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
13907 #define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk /*!< Transfer size */
13908 #define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U)
13909 #define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_DOEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
13910 #define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk /*!< Packet count */
13911
13912 #define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U)
13913 #define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x60000000 */
13914 #define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk /*!< SETUP packet count */
13915 #define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x20000000 */
13916 #define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x40000000 */
13917
13918 /******************** Bit definition for PCGCCTL register ********************/
13919 #define USB_OTG_PCGCCTL_STOPCLK_Pos (0U)
13920 #define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1U << USB_OTG_PCGCCTL_STOPCLK_Pos) /*!< 0x00000001 */
13921 #define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk /*!< SETUP packet count */
13922 #define USB_OTG_PCGCCTL_GATECLK_Pos (1U)
13923 #define USB_OTG_PCGCCTL_GATECLK_Msk (0x1U << USB_OTG_PCGCCTL_GATECLK_Pos) /*!< 0x00000002 */
13924 #define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk /*!<Bit 0 */
13925 #define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U)
13926 #define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1U << USB_OTG_PCGCCTL_PHYSUSP_Pos) /*!< 0x00000010 */
13927 #define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk /*!<Bit 1 */
13928
13929 /* Legacy define */
13930 /******************** Bit definition for OTG register ********************/
13931 #define USB_OTG_CHNUM_Pos (0U)
13932 #define USB_OTG_CHNUM_Msk (0xFU << USB_OTG_CHNUM_Pos) /*!< 0x0000000F */
13933 #define USB_OTG_CHNUM USB_OTG_CHNUM_Msk /*!< Channel number */
13934 #define USB_OTG_CHNUM_0 (0x1U << USB_OTG_CHNUM_Pos) /*!< 0x00000001 */
13935 #define USB_OTG_CHNUM_1 (0x2U << USB_OTG_CHNUM_Pos) /*!< 0x00000002 */
13936 #define USB_OTG_CHNUM_2 (0x4U << USB_OTG_CHNUM_Pos) /*!< 0x00000004 */
13937 #define USB_OTG_CHNUM_3 (0x8U << USB_OTG_CHNUM_Pos) /*!< 0x00000008 */
13938 #define USB_OTG_BCNT_Pos (4U)
13939 #define USB_OTG_BCNT_Msk (0x7FFU << USB_OTG_BCNT_Pos) /*!< 0x00007FF0 */
13940 #define USB_OTG_BCNT USB_OTG_BCNT_Msk /*!< Byte count */
13941
13942 #define USB_OTG_DPID_Pos (15U)
13943 #define USB_OTG_DPID_Msk (0x3U << USB_OTG_DPID_Pos) /*!< 0x00018000 */
13944 #define USB_OTG_DPID USB_OTG_DPID_Msk /*!< Data PID */
13945 #define USB_OTG_DPID_0 (0x1U << USB_OTG_DPID_Pos) /*!< 0x00008000 */
13946 #define USB_OTG_DPID_1 (0x2U << USB_OTG_DPID_Pos) /*!< 0x00010000 */
13947
13948 #define USB_OTG_PKTSTS_Pos (17U)
13949 #define USB_OTG_PKTSTS_Msk (0xFU << USB_OTG_PKTSTS_Pos) /*!< 0x001E0000 */
13950 #define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk /*!< Packet status */
13951 #define USB_OTG_PKTSTS_0 (0x1U << USB_OTG_PKTSTS_Pos) /*!< 0x00020000 */
13952 #define USB_OTG_PKTSTS_1 (0x2U << USB_OTG_PKTSTS_Pos) /*!< 0x00040000 */
13953 #define USB_OTG_PKTSTS_2 (0x4U << USB_OTG_PKTSTS_Pos) /*!< 0x00080000 */
13954 #define USB_OTG_PKTSTS_3 (0x8U << USB_OTG_PKTSTS_Pos) /*!< 0x00100000 */
13955
13956 #define USB_OTG_EPNUM_Pos (0U)
13957 #define USB_OTG_EPNUM_Msk (0xFU << USB_OTG_EPNUM_Pos) /*!< 0x0000000F */
13958 #define USB_OTG_EPNUM USB_OTG_EPNUM_Msk /*!< Endpoint number */
13959 #define USB_OTG_EPNUM_0 (0x1U << USB_OTG_EPNUM_Pos) /*!< 0x00000001 */
13960 #define USB_OTG_EPNUM_1 (0x2U << USB_OTG_EPNUM_Pos) /*!< 0x00000002 */
13961 #define USB_OTG_EPNUM_2 (0x4U << USB_OTG_EPNUM_Pos) /*!< 0x00000004 */
13962 #define USB_OTG_EPNUM_3 (0x8U << USB_OTG_EPNUM_Pos) /*!< 0x00000008 */
13963
13964 #define USB_OTG_FRMNUM_Pos (21U)
13965 #define USB_OTG_FRMNUM_Msk (0xFU << USB_OTG_FRMNUM_Pos) /*!< 0x01E00000 */
13966 #define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk /*!< Frame number */
13967 #define USB_OTG_FRMNUM_0 (0x1U << USB_OTG_FRMNUM_Pos) /*!< 0x00200000 */
13968 #define USB_OTG_FRMNUM_1 (0x2U << USB_OTG_FRMNUM_Pos) /*!< 0x00400000 */
13969 #define USB_OTG_FRMNUM_2 (0x4U << USB_OTG_FRMNUM_Pos) /*!< 0x00800000 */
13970 #define USB_OTG_FRMNUM_3 (0x8U << USB_OTG_FRMNUM_Pos) /*!< 0x01000000 */
13971 /**
13972 * @}
13973 */
13974
13975 /**
13976 * @}
13977 */
13978
13979 /** @addtogroup Exported_macros
13980 * @{
13981 */
13982
13983 /******************************* ADC Instances ********************************/
13984 #define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
13985
13986 #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
13987
13988 /******************************* CAN Instances ********************************/
13989 #define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \
13990 ((INSTANCE) == CAN2))
13991
13992 /****************************** DFSDM Instances *******************************/
13993 #define IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Filter0) || \
13994 ((INSTANCE) == DFSDM1_Filter1))
13995
13996 #define IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Channel0) || \
13997 ((INSTANCE) == DFSDM1_Channel1) || \
13998 ((INSTANCE) == DFSDM1_Channel2) || \
13999 ((INSTANCE) == DFSDM1_Channel3))
14000 /******************************* CRC Instances ********************************/
14001 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
14002
14003
14004 /******************************** DMA Instances *******************************/
14005 #define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
14006 ((INSTANCE) == DMA1_Stream1) || \
14007 ((INSTANCE) == DMA1_Stream2) || \
14008 ((INSTANCE) == DMA1_Stream3) || \
14009 ((INSTANCE) == DMA1_Stream4) || \
14010 ((INSTANCE) == DMA1_Stream5) || \
14011 ((INSTANCE) == DMA1_Stream6) || \
14012 ((INSTANCE) == DMA1_Stream7) || \
14013 ((INSTANCE) == DMA2_Stream0) || \
14014 ((INSTANCE) == DMA2_Stream1) || \
14015 ((INSTANCE) == DMA2_Stream2) || \
14016 ((INSTANCE) == DMA2_Stream3) || \
14017 ((INSTANCE) == DMA2_Stream4) || \
14018 ((INSTANCE) == DMA2_Stream5) || \
14019 ((INSTANCE) == DMA2_Stream6) || \
14020 ((INSTANCE) == DMA2_Stream7))
14021
14022 /******************************* GPIO Instances *******************************/
14023 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
14024 ((INSTANCE) == GPIOB) || \
14025 ((INSTANCE) == GPIOC) || \
14026 ((INSTANCE) == GPIOD) || \
14027 ((INSTANCE) == GPIOE) || \
14028 ((INSTANCE) == GPIOF) || \
14029 ((INSTANCE) == GPIOG) || \
14030 ((INSTANCE) == GPIOH))
14031
14032 /******************************** I2C Instances *******************************/
14033 #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
14034 ((INSTANCE) == I2C2) || \
14035 ((INSTANCE) == I2C3))
14036
14037 /******************************* SMBUS Instances ******************************/
14038 #define IS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE
14039
14040 /******************************** I2S Instances *******************************/
14041 #define IS_I2S_APB1_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \
14042 ((INSTANCE) == SPI3))
14043
14044 #define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
14045 ((INSTANCE) == SPI2) || \
14046 ((INSTANCE) == SPI3) || \
14047 ((INSTANCE) == SPI4) || \
14048 ((INSTANCE) == SPI5))
14049
14050 /*************************** I2S Extended Instances ***************************/
14051 #define IS_I2S_EXT_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| \
14052 ((INSTANCE) == I2S3ext))
14053 /* Legacy Defines */
14054 #define IS_I2S_ALL_INSTANCE_EXT IS_I2S_EXT_ALL_INSTANCE
14055
14056 /******************************* RNG Instances ********************************/
14057 #define IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG)
14058
14059 /****************************** RTC Instances *********************************/
14060 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
14061
14062
14063 /******************************** SPI Instances *******************************/
14064
14065 #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
14066 ((INSTANCE) == SPI2) || \
14067 ((INSTANCE) == SPI3) || \
14068 ((INSTANCE) == SPI4) || \
14069 ((INSTANCE) == SPI5))
14070
14071
14072 /****************** TIM Instances : All supported instances *******************/
14073 #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14074 ((INSTANCE) == TIM2) || \
14075 ((INSTANCE) == TIM3) || \
14076 ((INSTANCE) == TIM4) || \
14077 ((INSTANCE) == TIM5) || \
14078 ((INSTANCE) == TIM6) || \
14079 ((INSTANCE) == TIM7) || \
14080 ((INSTANCE) == TIM8) || \
14081 ((INSTANCE) == TIM9) || \
14082 ((INSTANCE) == TIM10)|| \
14083 ((INSTANCE) == TIM11)|| \
14084 ((INSTANCE) == TIM12)|| \
14085 ((INSTANCE) == TIM13)|| \
14086 ((INSTANCE) == TIM14))
14087
14088 /************* TIM Instances : at least 1 capture/compare channel *************/
14089 #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14090 ((INSTANCE) == TIM2) || \
14091 ((INSTANCE) == TIM3) || \
14092 ((INSTANCE) == TIM4) || \
14093 ((INSTANCE) == TIM5) || \
14094 ((INSTANCE) == TIM8) || \
14095 ((INSTANCE) == TIM9) || \
14096 ((INSTANCE) == TIM10) || \
14097 ((INSTANCE) == TIM11) || \
14098 ((INSTANCE) == TIM12) || \
14099 ((INSTANCE) == TIM13) || \
14100 ((INSTANCE) == TIM14))
14101
14102 /************ TIM Instances : at least 2 capture/compare channels *************/
14103 #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14104 ((INSTANCE) == TIM2) || \
14105 ((INSTANCE) == TIM3) || \
14106 ((INSTANCE) == TIM4) || \
14107 ((INSTANCE) == TIM5) || \
14108 ((INSTANCE) == TIM8) || \
14109 ((INSTANCE) == TIM9) || \
14110 ((INSTANCE) == TIM12))
14111
14112 /************ TIM Instances : at least 3 capture/compare channels *************/
14113 #define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14114 ((INSTANCE) == TIM2) || \
14115 ((INSTANCE) == TIM3) || \
14116 ((INSTANCE) == TIM4) || \
14117 ((INSTANCE) == TIM5) || \
14118 ((INSTANCE) == TIM8))
14119
14120 /************ TIM Instances : at least 4 capture/compare channels *************/
14121 #define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14122 ((INSTANCE) == TIM2) || \
14123 ((INSTANCE) == TIM3) || \
14124 ((INSTANCE) == TIM4) || \
14125 ((INSTANCE) == TIM5) || \
14126 ((INSTANCE) == TIM8))
14127
14128 /******************** TIM Instances : Advanced-control timers *****************/
14129 #define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14130 ((INSTANCE) == TIM8))
14131
14132 /******************* TIM Instances : Timer input XOR function *****************/
14133 #define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14134 ((INSTANCE) == TIM2) || \
14135 ((INSTANCE) == TIM3) || \
14136 ((INSTANCE) == TIM4) || \
14137 ((INSTANCE) == TIM5) || \
14138 ((INSTANCE) == TIM8))
14139
14140 /****************** TIM Instances : DMA requests generation (UDE) *************/
14141 #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14142 ((INSTANCE) == TIM2) || \
14143 ((INSTANCE) == TIM3) || \
14144 ((INSTANCE) == TIM4) || \
14145 ((INSTANCE) == TIM5) || \
14146 ((INSTANCE) == TIM6) || \
14147 ((INSTANCE) == TIM7) || \
14148 ((INSTANCE) == TIM8))
14149
14150 /************ TIM Instances : DMA requests generation (CCxDE) *****************/
14151 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14152 ((INSTANCE) == TIM2) || \
14153 ((INSTANCE) == TIM3) || \
14154 ((INSTANCE) == TIM4) || \
14155 ((INSTANCE) == TIM5) || \
14156 ((INSTANCE) == TIM8))
14157
14158 /************ TIM Instances : DMA requests generation (COMDE) *****************/
14159 #define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14160 ((INSTANCE) == TIM2) || \
14161 ((INSTANCE) == TIM3) || \
14162 ((INSTANCE) == TIM4) || \
14163 ((INSTANCE) == TIM5) || \
14164 ((INSTANCE) == TIM8))
14165
14166 /******************** TIM Instances : DMA burst feature ***********************/
14167 #define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14168 ((INSTANCE) == TIM2) || \
14169 ((INSTANCE) == TIM3) || \
14170 ((INSTANCE) == TIM4) || \
14171 ((INSTANCE) == TIM5) || \
14172 ((INSTANCE) == TIM8))
14173
14174 /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
14175 #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14176 ((INSTANCE) == TIM2) || \
14177 ((INSTANCE) == TIM3) || \
14178 ((INSTANCE) == TIM4) || \
14179 ((INSTANCE) == TIM5) || \
14180 ((INSTANCE) == TIM6) || \
14181 ((INSTANCE) == TIM8))
14182
14183 /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
14184 #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14185 ((INSTANCE) == TIM2) || \
14186 ((INSTANCE) == TIM3) || \
14187 ((INSTANCE) == TIM4) || \
14188 ((INSTANCE) == TIM5) || \
14189 ((INSTANCE) == TIM8) || \
14190 ((INSTANCE) == TIM9) || \
14191 ((INSTANCE) == TIM12))
14192
14193 /********************** TIM Instances : 32 bit Counter ************************/
14194 #define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \
14195 ((INSTANCE) == TIM5))
14196
14197 /***************** TIM Instances : external trigger input availabe ************/
14198 #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14199 ((INSTANCE) == TIM2) || \
14200 ((INSTANCE) == TIM3) || \
14201 ((INSTANCE) == TIM4) || \
14202 ((INSTANCE) == TIM5) || \
14203 ((INSTANCE) == TIM8))
14204
14205 /****************** TIM Instances : remapping capability **********************/
14206 #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \
14207 ((INSTANCE) == TIM5) || \
14208 ((INSTANCE) == TIM11))
14209
14210 /******************* TIM Instances : output(s) available **********************/
14211 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
14212 ((((INSTANCE) == TIM1) && \
14213 (((CHANNEL) == TIM_CHANNEL_1) || \
14214 ((CHANNEL) == TIM_CHANNEL_2) || \
14215 ((CHANNEL) == TIM_CHANNEL_3) || \
14216 ((CHANNEL) == TIM_CHANNEL_4))) \
14217 || \
14218 (((INSTANCE) == TIM2) && \
14219 (((CHANNEL) == TIM_CHANNEL_1) || \
14220 ((CHANNEL) == TIM_CHANNEL_2) || \
14221 ((CHANNEL) == TIM_CHANNEL_3) || \
14222 ((CHANNEL) == TIM_CHANNEL_4))) \
14223 || \
14224 (((INSTANCE) == TIM3) && \
14225 (((CHANNEL) == TIM_CHANNEL_1) || \
14226 ((CHANNEL) == TIM_CHANNEL_2) || \
14227 ((CHANNEL) == TIM_CHANNEL_3) || \
14228 ((CHANNEL) == TIM_CHANNEL_4))) \
14229 || \
14230 (((INSTANCE) == TIM4) && \
14231 (((CHANNEL) == TIM_CHANNEL_1) || \
14232 ((CHANNEL) == TIM_CHANNEL_2) || \
14233 ((CHANNEL) == TIM_CHANNEL_3) || \
14234 ((CHANNEL) == TIM_CHANNEL_4))) \
14235 || \
14236 (((INSTANCE) == TIM5) && \
14237 (((CHANNEL) == TIM_CHANNEL_1) || \
14238 ((CHANNEL) == TIM_CHANNEL_2) || \
14239 ((CHANNEL) == TIM_CHANNEL_3) || \
14240 ((CHANNEL) == TIM_CHANNEL_4))) \
14241 || \
14242 (((INSTANCE) == TIM8) && \
14243 (((CHANNEL) == TIM_CHANNEL_1) || \
14244 ((CHANNEL) == TIM_CHANNEL_2) || \
14245 ((CHANNEL) == TIM_CHANNEL_3) || \
14246 ((CHANNEL) == TIM_CHANNEL_4))) \
14247 || \
14248 (((INSTANCE) == TIM9) && \
14249 (((CHANNEL) == TIM_CHANNEL_1) || \
14250 ((CHANNEL) == TIM_CHANNEL_2))) \
14251 || \
14252 (((INSTANCE) == TIM10) && \
14253 (((CHANNEL) == TIM_CHANNEL_1))) \
14254 || \
14255 (((INSTANCE) == TIM11) && \
14256 (((CHANNEL) == TIM_CHANNEL_1))) \
14257 || \
14258 (((INSTANCE) == TIM12) && \
14259 (((CHANNEL) == TIM_CHANNEL_1) || \
14260 ((CHANNEL) == TIM_CHANNEL_2))) \
14261 || \
14262 (((INSTANCE) == TIM13) && \
14263 (((CHANNEL) == TIM_CHANNEL_1))) \
14264 || \
14265 (((INSTANCE) == TIM14) && \
14266 (((CHANNEL) == TIM_CHANNEL_1))))
14267
14268 /************ TIM Instances : complementary output(s) available ***************/
14269 #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
14270 ((((INSTANCE) == TIM1) && \
14271 (((CHANNEL) == TIM_CHANNEL_1) || \
14272 ((CHANNEL) == TIM_CHANNEL_2) || \
14273 ((CHANNEL) == TIM_CHANNEL_3))) \
14274 || \
14275 (((INSTANCE) == TIM8) && \
14276 (((CHANNEL) == TIM_CHANNEL_1) || \
14277 ((CHANNEL) == TIM_CHANNEL_2) || \
14278 ((CHANNEL) == TIM_CHANNEL_3))))
14279
14280 /****************** TIM Instances : supporting counting mode selection ********/
14281 #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14282 ((INSTANCE) == TIM2) || \
14283 ((INSTANCE) == TIM3) || \
14284 ((INSTANCE) == TIM4) || \
14285 ((INSTANCE) == TIM5) || \
14286 ((INSTANCE) == TIM8))
14287
14288 /****************** TIM Instances : supporting clock division *****************/
14289 #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14290 ((INSTANCE) == TIM2) || \
14291 ((INSTANCE) == TIM3) || \
14292 ((INSTANCE) == TIM4) || \
14293 ((INSTANCE) == TIM5) || \
14294 ((INSTANCE) == TIM8) || \
14295 ((INSTANCE) == TIM9) || \
14296 ((INSTANCE) == TIM10)|| \
14297 ((INSTANCE) == TIM11)|| \
14298 ((INSTANCE) == TIM12)|| \
14299 ((INSTANCE) == TIM13)|| \
14300 ((INSTANCE) == TIM14))
14301
14302 /****************** TIM Instances : supporting commutation event generation ***/
14303 #define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \
14304 ((INSTANCE) == TIM8))
14305
14306
14307 /****************** TIM Instances : supporting OCxREF clear *******************/
14308 #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14309 ((INSTANCE) == TIM2) || \
14310 ((INSTANCE) == TIM3) || \
14311 ((INSTANCE) == TIM4) || \
14312 ((INSTANCE) == TIM5) || \
14313 ((INSTANCE) == TIM8))
14314
14315 /****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
14316 #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14317 ((INSTANCE) == TIM2) || \
14318 ((INSTANCE) == TIM3) || \
14319 ((INSTANCE) == TIM4) || \
14320 ((INSTANCE) == TIM5) || \
14321 ((INSTANCE) == TIM8) || \
14322 ((INSTANCE) == TIM9) || \
14323 ((INSTANCE) == TIM12))
14324
14325 /****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
14326 #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14327 ((INSTANCE) == TIM2) || \
14328 ((INSTANCE) == TIM3) || \
14329 ((INSTANCE) == TIM4) || \
14330 ((INSTANCE) == TIM5) || \
14331 ((INSTANCE) == TIM8))
14332
14333 /****************** TIM Instances : supporting repetition counter *************/
14334 #define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14335 ((INSTANCE) == TIM8))
14336
14337 /****************** TIM Instances : supporting encoder interface **************/
14338 #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14339 ((INSTANCE) == TIM2) || \
14340 ((INSTANCE) == TIM3) || \
14341 ((INSTANCE) == TIM4) || \
14342 ((INSTANCE) == TIM5) || \
14343 ((INSTANCE) == TIM8) || \
14344 ((INSTANCE) == TIM9) || \
14345 ((INSTANCE) == TIM12))
14346 /****************** TIM Instances : supporting Hall sensor interface **********/
14347 #define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14348 ((INSTANCE) == TIM2) || \
14349 ((INSTANCE) == TIM3) || \
14350 ((INSTANCE) == TIM4) || \
14351 ((INSTANCE) == TIM5) || \
14352 ((INSTANCE) == TIM8))
14353 /****************** TIM Instances : supporting the break function *************/
14354 #define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14355 ((INSTANCE) == TIM8))
14356
14357 /******************** USART Instances : Synchronous mode **********************/
14358 #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
14359 ((INSTANCE) == USART2) || \
14360 ((INSTANCE) == USART3) || \
14361 ((INSTANCE) == USART6))
14362
14363 /******************** UART Instances : Half-Duplex mode **********************/
14364 #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
14365 ((INSTANCE) == USART2) || \
14366 ((INSTANCE) == USART3) || \
14367 ((INSTANCE) == USART6))
14368
14369 /* Legacy defines */
14370 #define IS_UART_INSTANCE IS_UART_HALFDUPLEX_INSTANCE
14371
14372 /****************** UART Instances : Hardware Flow control ********************/
14373 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
14374 ((INSTANCE) == USART2) || \
14375 ((INSTANCE) == USART3))
14376 /******************** UART Instances : LIN mode **********************/
14377 #define IS_UART_LIN_INSTANCE IS_UART_HALFDUPLEX_INSTANCE
14378
14379 /********************* UART Instances : Smart card mode ***********************/
14380 #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
14381 ((INSTANCE) == USART2) || \
14382 ((INSTANCE) == USART3) || \
14383 ((INSTANCE) == USART6))
14384
14385 /*********************** UART Instances : IRDA mode ***************************/
14386 #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
14387 ((INSTANCE) == USART2) || \
14388 ((INSTANCE) == USART3) || \
14389 ((INSTANCE) == USART6))
14390
14391 /*********************** PCD Instances ****************************************/
14392 #define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS))
14393
14394 /*********************** HCD Instances ****************************************/
14395 #define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS))
14396
14397 /****************************** SDIO Instances ********************************/
14398 #define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)
14399
14400 /****************************** IWDG Instances ********************************/
14401 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
14402
14403 /****************************** WWDG Instances ********************************/
14404 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
14405
14406
14407 /***************************** FMPI2C Instances *******************************/
14408 #define IS_FMPI2C_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FMPI2C1)
14409
14410 /****************************** QSPI Instances ********************************/
14411 #define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI)
14412 /****************************** USB Instances ********************************/
14413 #define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB_OTG_FS)
14414 /****************************** USB Exported Constants ************************/
14415 #define USB_OTG_FS_HOST_MAX_CHANNEL_NBR 12U
14416 #define USB_OTG_FS_MAX_IN_ENDPOINTS 6U /* Including EP0 */
14417 #define USB_OTG_FS_MAX_OUT_ENDPOINTS 6U /* Including EP0 */
14418 #define USB_OTG_FS_TOTAL_FIFO_SIZE 1280U /* in Bytes */
14419
14420 /*
14421 * @brief Specific devices reset values definitions
14422 */
14423 #define RCC_PLLCFGR_RST_VALUE 0x24003010U
14424 #define RCC_PLLI2SCFGR_RST_VALUE 0x24003010U
14425
14426 #define RCC_MAX_FREQUENCY 100000000U /*!< Max frequency of family in Hz*/
14427 #define RCC_MAX_FREQUENCY_SCALE1 RCC_MAX_FREQUENCY /*!< Maximum frequency for system clock at power scale1, in Hz */
14428 #define RCC_MAX_FREQUENCY_SCALE2 84000000U /*!< Maximum frequency for system clock at power scale2, in Hz */
14429 #define RCC_MAX_FREQUENCY_SCALE3 64000000U /*!< Maximum frequency for system clock at power scale3, in Hz */
14430 #define RCC_PLLVCO_OUTPUT_MIN 100000000U /*!< Frequency min for PLLVCO output, in Hz */
14431 #define RCC_PLLVCO_INPUT_MIN 950000U /*!< Frequency min for PLLVCO input, in Hz */
14432 #define RCC_PLLVCO_INPUT_MAX 2100000U /*!< Frequency max for PLLVCO input, in Hz */
14433 #define RCC_PLLVCO_OUTPUT_MAX 432000000U /*!< Frequency max for PLLVCO output, in Hz */
14434
14435 #define RCC_PLLN_MIN_VALUE 50U
14436 #define RCC_PLLN_MAX_VALUE 432U
14437
14438 #define FLASH_SCALE1_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 1 */
14439 #define FLASH_SCALE1_LATENCY2_FREQ 64000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 1 */
14440 #define FLASH_SCALE1_LATENCY3_FREQ 90000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 1 */
14441
14442 #define FLASH_SCALE2_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 2 */
14443 #define FLASH_SCALE2_LATENCY2_FREQ 64000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 2 */
14444
14445 #define FLASH_SCALE3_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 3 */
14446 #define FLASH_SCALE3_LATENCY2_FREQ 64000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 3 */
14447
14448 /******************************************************************************/
14449 /* For a painless codes migration between the STM32F4xx device product */
14450 /* lines, the aliases defined below are put in place to overcome the */
14451 /* differences in the interrupt handlers and IRQn definitions. */
14452 /* No need to update developed interrupt code when moving across */
14453 /* product lines within the same STM32F4 Family */
14454 /******************************************************************************/
14455 /* Aliases for __IRQn */
14456 #define FMC_IRQn FSMC_IRQn
14457
14458 /* Aliases for __IRQHandler */
14459 #define FMC_IRQHandler FSMC_IRQHandler
14460
14461 /**
14462 * @}
14463 */
14464
14465 /**
14466 * @}
14467 */
14468
14469 /**
14470 * @}
14471 */
14472
14473 #ifdef __cplusplus
14474 }
14475 #endif /* __cplusplus */
14476
14477 #endif /* __STM32F412Vx_H */
14478
14479
14480
14481 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/