Mercurial > public > ostc4
comparison Common/Drivers/STM32F4xx/Source/Templates/arm/startup_stm32f423xx.s @ 128:c78bcbd5deda FlipDisplay
Added current STM32 standandard libraries in version independend folder structure
author | Ideenmodellierer |
---|---|
date | Sun, 17 Feb 2019 21:12:22 +0100 |
parents | |
children |
comparison
equal
deleted
inserted
replaced
127:1369f8660eaa | 128:c78bcbd5deda |
---|---|
1 ;******************** (C) COPYRIGHT 2017 STMicroelectronics ******************** | |
2 ;* File Name : startup_stm32f423xx.s | |
3 ;* Author : MCD Application Team | |
4 ;* Description : STM32F423xx devices vector table for MDK-ARM toolchain. | |
5 ;* This module performs: | |
6 ;* - Set the initial SP | |
7 ;* - Set the initial PC == Reset_Handler | |
8 ;* - Set the vector table entries with the exceptions ISR address | |
9 ;* - Branches to __main in the C library (which eventually | |
10 ;* calls main()). | |
11 ;* After Reset the CortexM4 processor is in Thread mode, | |
12 ;* priority is Privileged, and the Stack is set to Main. | |
13 ;* <<< Use Configuration Wizard in Context Menu >>> | |
14 ;******************************************************************************* | |
15 ; | |
16 ;* Redistribution and use in source and binary forms, with or without modification, | |
17 ;* are permitted provided that the following conditions are met: | |
18 ;* 1. Redistributions of source code must retain the above copyright notice, | |
19 ;* this list of conditions and the following disclaimer. | |
20 ;* 2. Redistributions in binary form must reproduce the above copyright notice, | |
21 ;* this list of conditions and the following disclaimer in the documentation | |
22 ;* and/or other materials provided with the distribution. | |
23 ;* 3. Neither the name of STMicroelectronics nor the names of its contributors | |
24 ;* may be used to endorse or promote products derived from this software | |
25 ;* without specific prior written permission. | |
26 ;* | |
27 ;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" | |
28 ;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE | |
29 ;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE | |
30 ;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE | |
31 ;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL | |
32 ;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR | |
33 ;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER | |
34 ;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, | |
35 ;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
36 ;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
37 ; | |
38 ;******************************************************************************* | |
39 | |
40 ; Amount of memory (in bytes) allocated for Stack | |
41 ; Tailor this value to your application needs | |
42 ; <h> Stack Configuration | |
43 ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> | |
44 ; </h> | |
45 | |
46 Stack_Size EQU 0x00000400 | |
47 | |
48 AREA STACK, NOINIT, READWRITE, ALIGN=3 | |
49 Stack_Mem SPACE Stack_Size | |
50 __initial_sp | |
51 | |
52 | |
53 ; <h> Heap Configuration | |
54 ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> | |
55 ; </h> | |
56 | |
57 Heap_Size EQU 0x00000200 | |
58 | |
59 AREA HEAP, NOINIT, READWRITE, ALIGN=3 | |
60 __heap_base | |
61 Heap_Mem SPACE Heap_Size | |
62 __heap_limit | |
63 | |
64 PRESERVE8 | |
65 THUMB | |
66 | |
67 | |
68 ; Vector Table Mapped to Address 0 at Reset | |
69 AREA RESET, DATA, READONLY | |
70 EXPORT __Vectors | |
71 EXPORT __Vectors_End | |
72 EXPORT __Vectors_Size | |
73 | |
74 __Vectors DCD __initial_sp ; Top of Stack | |
75 DCD Reset_Handler ; Reset Handler | |
76 DCD NMI_Handler ; NMI Handler | |
77 DCD HardFault_Handler ; Hard Fault Handler | |
78 DCD MemManage_Handler ; MPU Fault Handler | |
79 DCD BusFault_Handler ; Bus Fault Handler | |
80 DCD UsageFault_Handler ; Usage Fault Handler | |
81 DCD 0 ; Reserved | |
82 DCD 0 ; Reserved | |
83 DCD 0 ; Reserved | |
84 DCD 0 ; Reserved | |
85 DCD SVC_Handler ; SVCall Handler | |
86 DCD DebugMon_Handler ; Debug Monitor Handler | |
87 DCD 0 ; Reserved | |
88 DCD PendSV_Handler ; PendSV Handler | |
89 DCD SysTick_Handler ; SysTick Handler | |
90 | |
91 ; External Interrupts | |
92 DCD WWDG_IRQHandler ; Window WatchDog | |
93 DCD PVD_IRQHandler ; PVD through EXTI Line detection | |
94 DCD TAMP_STAMP_IRQHandler ; Tamper and TimeStamps through the EXTI line | |
95 DCD RTC_WKUP_IRQHandler ; RTC Wakeup through the EXTI line | |
96 DCD FLASH_IRQHandler ; FLASH | |
97 DCD RCC_IRQHandler ; RCC | |
98 DCD EXTI0_IRQHandler ; EXTI Line0 | |
99 DCD EXTI1_IRQHandler ; EXTI Line1 | |
100 DCD EXTI2_IRQHandler ; EXTI Line2 | |
101 DCD EXTI3_IRQHandler ; EXTI Line3 | |
102 DCD EXTI4_IRQHandler ; EXTI Line4 | |
103 DCD DMA1_Stream0_IRQHandler ; DMA1 Stream 0 | |
104 DCD DMA1_Stream1_IRQHandler ; DMA1 Stream 1 | |
105 DCD DMA1_Stream2_IRQHandler ; DMA1 Stream 2 | |
106 DCD DMA1_Stream3_IRQHandler ; DMA1 Stream 3 | |
107 DCD DMA1_Stream4_IRQHandler ; DMA1 Stream 4 | |
108 DCD DMA1_Stream5_IRQHandler ; DMA1 Stream 5 | |
109 DCD DMA1_Stream6_IRQHandler ; DMA1 Stream 6 | |
110 DCD ADC_IRQHandler ; ADC1, ADC2 and ADC3s | |
111 DCD CAN1_TX_IRQHandler ; CAN1 TX | |
112 DCD CAN1_RX0_IRQHandler ; CAN1 RX0 | |
113 DCD CAN1_RX1_IRQHandler ; CAN1 RX1 | |
114 DCD CAN1_SCE_IRQHandler ; CAN1 SCE | |
115 DCD EXTI9_5_IRQHandler ; External Line[9:5]s | |
116 DCD TIM1_BRK_TIM9_IRQHandler ; TIM1 Break and TIM9 | |
117 DCD TIM1_UP_TIM10_IRQHandler ; TIM1 Update and TIM10 | |
118 DCD TIM1_TRG_COM_TIM11_IRQHandler ; TIM1 Trigger and Commutation and TIM11 | |
119 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare | |
120 DCD TIM2_IRQHandler ; TIM2 | |
121 DCD TIM3_IRQHandler ; TIM3 | |
122 DCD TIM4_IRQHandler ; TIM4 | |
123 DCD I2C1_EV_IRQHandler ; I2C1 Event | |
124 DCD I2C1_ER_IRQHandler ; I2C1 Error | |
125 DCD I2C2_EV_IRQHandler ; I2C2 Event | |
126 DCD I2C2_ER_IRQHandler ; I2C2 Error | |
127 DCD SPI1_IRQHandler ; SPI1 | |
128 DCD SPI2_IRQHandler ; SPI2 | |
129 DCD USART1_IRQHandler ; USART1 | |
130 DCD USART2_IRQHandler ; USART2 | |
131 DCD USART3_IRQHandler ; USART3 | |
132 DCD EXTI15_10_IRQHandler ; External Line[15:10]s | |
133 DCD RTC_Alarm_IRQHandler ; RTC Alarm (A and B) through EXTI Line | |
134 DCD OTG_FS_WKUP_IRQHandler ; USB OTG FS Wakeup through EXTI line | |
135 DCD TIM8_BRK_TIM12_IRQHandler ; TIM8 Break and TIM12 | |
136 DCD TIM8_UP_TIM13_IRQHandler ; TIM8 Update and TIM13 | |
137 DCD TIM8_TRG_COM_TIM14_IRQHandler ; TIM8 Trigger and Commutation and TIM14 | |
138 DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare | |
139 DCD DMA1_Stream7_IRQHandler ; DMA1 Stream7 | |
140 DCD FSMC_IRQHandler ; FSMC | |
141 DCD SDIO_IRQHandler ; SDIO | |
142 DCD TIM5_IRQHandler ; TIM5 | |
143 DCD SPI3_IRQHandler ; SPI3 | |
144 DCD UART4_IRQHandler ; UART4 | |
145 DCD UART5_IRQHandler ; UART5 | |
146 DCD TIM6_DAC_IRQHandler ; TIM6, DAC1 and DAC2 | |
147 DCD TIM7_IRQHandler ; TIM7 | |
148 DCD DMA2_Stream0_IRQHandler ; DMA2 Stream 0 | |
149 DCD DMA2_Stream1_IRQHandler ; DMA2 Stream 1 | |
150 DCD DMA2_Stream2_IRQHandler ; DMA2 Stream 2 | |
151 DCD DMA2_Stream3_IRQHandler ; DMA2 Stream 3 | |
152 DCD DMA2_Stream4_IRQHandler ; DMA2 Stream 4 | |
153 DCD DFSDM1_FLT0_IRQHandler ; DFSDM1 Filter 0 global interrupt | |
154 DCD DFSDM1_FLT1_IRQHandler ; DFSDM1 Filter 1 global interrupt | |
155 DCD CAN2_TX_IRQHandler ; CAN2 TX | |
156 DCD CAN2_RX0_IRQHandler ; CAN2 RX0 | |
157 DCD CAN2_RX1_IRQHandler ; CAN2 RX1 | |
158 DCD CAN2_SCE_IRQHandler ; CAN2 SCE | |
159 DCD OTG_FS_IRQHandler ; USB OTG FS | |
160 DCD DMA2_Stream5_IRQHandler ; DMA2 Stream 5 | |
161 DCD DMA2_Stream6_IRQHandler ; DMA2 Stream 6 | |
162 DCD DMA2_Stream7_IRQHandler ; DMA2 Stream 7 | |
163 DCD USART6_IRQHandler ; USART6 | |
164 DCD I2C3_EV_IRQHandler ; I2C3 event | |
165 DCD I2C3_ER_IRQHandler ; I2C3 error | |
166 DCD CAN3_TX_IRQHandler ; CAN3 TX | |
167 DCD CAN3_RX0_IRQHandler ; CAN3 RX0 | |
168 DCD CAN3_RX1_IRQHandler ; CAN3 RX1 | |
169 DCD CAN3_SCE_IRQHandler ; CAN3 SCE | |
170 DCD 0 ; Reserved | |
171 DCD AES_IRQHandler ; AES | |
172 DCD RNG_IRQHandler ; RNG | |
173 DCD FPU_IRQHandler ; FPU | |
174 DCD UART7_IRQHandler ; UART7 | |
175 DCD UART8_IRQHandler ; UART8 | |
176 DCD SPI4_IRQHandler ; SPI4 | |
177 DCD SPI5_IRQHandler ; SPI5 | |
178 DCD 0 ; Reserved | |
179 DCD SAI1_IRQHandler ; SAI1 | |
180 DCD UART9_IRQHandler ; UART9 | |
181 DCD UART10_IRQHandler ; UART10 | |
182 DCD 0 ; Reserved | |
183 DCD 0 ; Reserved | |
184 DCD QUADSPI_IRQHandler ; QuadSPI | |
185 DCD 0 ; Reserved | |
186 DCD 0 ; Reserved | |
187 DCD FMPI2C1_EV_IRQHandler ; FMPI2C1 Event | |
188 DCD FMPI2C1_ER_IRQHandler ; FMPI2C1 Error | |
189 DCD LPTIM1_IRQHandler ; LPTIM1 | |
190 DCD DFSDM2_FLT0_IRQHandler ; DFSDM2 Filter0 | |
191 DCD DFSDM2_FLT1_IRQHandler ; DFSDM2 Filter1 | |
192 DCD DFSDM2_FLT2_IRQHandler ; DFSDM2 Filter2 | |
193 DCD DFSDM2_FLT3_IRQHandler ; DFSDM2 Filter3 | |
194 | |
195 __Vectors_End | |
196 | |
197 __Vectors_Size EQU __Vectors_End - __Vectors | |
198 | |
199 AREA |.text|, CODE, READONLY | |
200 | |
201 ; Reset handler | |
202 Reset_Handler PROC | |
203 EXPORT Reset_Handler [WEAK] | |
204 IMPORT SystemInit | |
205 IMPORT __main | |
206 | |
207 LDR R0, =SystemInit | |
208 BLX R0 | |
209 LDR R0, =__main | |
210 BX R0 | |
211 ENDP | |
212 | |
213 ; Dummy Exception Handlers (infinite loops which can be modified) | |
214 | |
215 NMI_Handler PROC | |
216 EXPORT NMI_Handler [WEAK] | |
217 B . | |
218 ENDP | |
219 HardFault_Handler\ | |
220 PROC | |
221 EXPORT HardFault_Handler [WEAK] | |
222 B . | |
223 ENDP | |
224 MemManage_Handler\ | |
225 PROC | |
226 EXPORT MemManage_Handler [WEAK] | |
227 B . | |
228 ENDP | |
229 BusFault_Handler\ | |
230 PROC | |
231 EXPORT BusFault_Handler [WEAK] | |
232 B . | |
233 ENDP | |
234 UsageFault_Handler\ | |
235 PROC | |
236 EXPORT UsageFault_Handler [WEAK] | |
237 B . | |
238 ENDP | |
239 SVC_Handler PROC | |
240 EXPORT SVC_Handler [WEAK] | |
241 B . | |
242 ENDP | |
243 DebugMon_Handler\ | |
244 PROC | |
245 EXPORT DebugMon_Handler [WEAK] | |
246 B . | |
247 ENDP | |
248 PendSV_Handler PROC | |
249 EXPORT PendSV_Handler [WEAK] | |
250 B . | |
251 ENDP | |
252 SysTick_Handler PROC | |
253 EXPORT SysTick_Handler [WEAK] | |
254 B . | |
255 ENDP | |
256 | |
257 Default_Handler PROC | |
258 | |
259 EXPORT WWDG_IRQHandler [WEAK] | |
260 EXPORT PVD_IRQHandler [WEAK] | |
261 EXPORT TAMP_STAMP_IRQHandler [WEAK] | |
262 EXPORT RTC_WKUP_IRQHandler [WEAK] | |
263 EXPORT FLASH_IRQHandler [WEAK] | |
264 EXPORT RCC_IRQHandler [WEAK] | |
265 EXPORT EXTI0_IRQHandler [WEAK] | |
266 EXPORT EXTI1_IRQHandler [WEAK] | |
267 EXPORT EXTI2_IRQHandler [WEAK] | |
268 EXPORT EXTI3_IRQHandler [WEAK] | |
269 EXPORT EXTI4_IRQHandler [WEAK] | |
270 EXPORT DMA1_Stream0_IRQHandler [WEAK] | |
271 EXPORT DMA1_Stream1_IRQHandler [WEAK] | |
272 EXPORT DMA1_Stream2_IRQHandler [WEAK] | |
273 EXPORT DMA1_Stream3_IRQHandler [WEAK] | |
274 EXPORT DMA1_Stream4_IRQHandler [WEAK] | |
275 EXPORT DMA1_Stream5_IRQHandler [WEAK] | |
276 EXPORT DMA1_Stream6_IRQHandler [WEAK] | |
277 EXPORT ADC_IRQHandler [WEAK] | |
278 EXPORT CAN1_TX_IRQHandler [WEAK] | |
279 EXPORT CAN1_RX0_IRQHandler [WEAK] | |
280 EXPORT CAN1_RX1_IRQHandler [WEAK] | |
281 EXPORT CAN1_SCE_IRQHandler [WEAK] | |
282 EXPORT EXTI9_5_IRQHandler [WEAK] | |
283 EXPORT TIM1_BRK_TIM9_IRQHandler [WEAK] | |
284 EXPORT TIM1_UP_TIM10_IRQHandler [WEAK] | |
285 EXPORT TIM1_TRG_COM_TIM11_IRQHandler [WEAK] | |
286 EXPORT TIM1_CC_IRQHandler [WEAK] | |
287 EXPORT TIM2_IRQHandler [WEAK] | |
288 EXPORT TIM3_IRQHandler [WEAK] | |
289 EXPORT TIM4_IRQHandler [WEAK] | |
290 EXPORT I2C1_EV_IRQHandler [WEAK] | |
291 EXPORT I2C1_ER_IRQHandler [WEAK] | |
292 EXPORT I2C2_EV_IRQHandler [WEAK] | |
293 EXPORT I2C2_ER_IRQHandler [WEAK] | |
294 EXPORT SPI1_IRQHandler [WEAK] | |
295 EXPORT SPI2_IRQHandler [WEAK] | |
296 EXPORT USART1_IRQHandler [WEAK] | |
297 EXPORT USART2_IRQHandler [WEAK] | |
298 EXPORT USART3_IRQHandler [WEAK] | |
299 EXPORT EXTI15_10_IRQHandler [WEAK] | |
300 EXPORT RTC_Alarm_IRQHandler [WEAK] | |
301 EXPORT OTG_FS_WKUP_IRQHandler [WEAK] | |
302 EXPORT OTG_FS_IRQHandler [WEAK] | |
303 EXPORT TIM8_BRK_TIM12_IRQHandler [WEAK] | |
304 EXPORT TIM8_UP_TIM13_IRQHandler [WEAK] | |
305 EXPORT TIM8_TRG_COM_TIM14_IRQHandler [WEAK] | |
306 EXPORT TIM8_CC_IRQHandler [WEAK] | |
307 EXPORT DMA1_Stream7_IRQHandler [WEAK] | |
308 EXPORT FSMC_IRQHandler [WEAK] | |
309 EXPORT SDIO_IRQHandler [WEAK] | |
310 EXPORT TIM5_IRQHandler [WEAK] | |
311 EXPORT SPI3_IRQHandler [WEAK] | |
312 EXPORT UART4_IRQHandler [WEAK] | |
313 EXPORT UART5_IRQHandler [WEAK] | |
314 EXPORT TIM6_DAC_IRQHandler [WEAK] | |
315 EXPORT TIM7_IRQHandler [WEAK] | |
316 EXPORT DMA2_Stream0_IRQHandler [WEAK] | |
317 EXPORT DMA2_Stream1_IRQHandler [WEAK] | |
318 EXPORT DMA2_Stream2_IRQHandler [WEAK] | |
319 EXPORT DMA2_Stream3_IRQHandler [WEAK] | |
320 EXPORT DMA2_Stream4_IRQHandler [WEAK] | |
321 EXPORT DMA2_Stream4_IRQHandler [WEAK] | |
322 EXPORT DFSDM1_FLT0_IRQHandler [WEAK] | |
323 EXPORT DFSDM1_FLT1_IRQHandler [WEAK] | |
324 EXPORT CAN2_TX_IRQHandler [WEAK] | |
325 EXPORT CAN2_RX0_IRQHandler [WEAK] | |
326 EXPORT CAN2_RX1_IRQHandler [WEAK] | |
327 EXPORT CAN2_SCE_IRQHandler [WEAK] | |
328 EXPORT DMA2_Stream5_IRQHandler [WEAK] | |
329 EXPORT DMA2_Stream6_IRQHandler [WEAK] | |
330 EXPORT DMA2_Stream7_IRQHandler [WEAK] | |
331 EXPORT USART6_IRQHandler [WEAK] | |
332 EXPORT I2C3_EV_IRQHandler [WEAK] | |
333 EXPORT I2C3_ER_IRQHandler [WEAK] | |
334 EXPORT CAN3_TX_IRQHandler [WEAK] | |
335 EXPORT CAN3_RX0_IRQHandler [WEAK] | |
336 EXPORT CAN3_RX1_IRQHandler [WEAK] | |
337 EXPORT CAN3_SCE_IRQHandler [WEAK] | |
338 EXPORT AES_IRQHandler [WEAK] | |
339 EXPORT RNG_IRQHandler [WEAK] | |
340 EXPORT FPU_IRQHandler [WEAK] | |
341 EXPORT UART7_IRQHandler [WEAK] | |
342 EXPORT UART8_IRQHandler [WEAK] | |
343 EXPORT SPI4_IRQHandler [WEAK] | |
344 EXPORT SPI5_IRQHandler [WEAK] | |
345 EXPORT SAI1_IRQHandler [WEAK] | |
346 EXPORT UART9_IRQHandler [WEAK] | |
347 EXPORT UART10_IRQHandler [WEAK] | |
348 EXPORT QUADSPI_IRQHandler [WEAK] | |
349 EXPORT FMPI2C1_EV_IRQHandler [WEAK] | |
350 EXPORT FMPI2C1_ER_IRQHandler [WEAK] | |
351 EXPORT LPTIM1_IRQHandler [WEAK] | |
352 EXPORT DFSDM2_FLT0_IRQHandler [WEAK] | |
353 EXPORT DFSDM2_FLT1_IRQHandler [WEAK] | |
354 EXPORT DFSDM2_FLT2_IRQHandler [WEAK] | |
355 EXPORT DFSDM2_FLT3_IRQHandler [WEAK] | |
356 | |
357 WWDG_IRQHandler | |
358 PVD_IRQHandler | |
359 TAMP_STAMP_IRQHandler | |
360 RTC_WKUP_IRQHandler | |
361 FLASH_IRQHandler | |
362 RCC_IRQHandler | |
363 EXTI0_IRQHandler | |
364 EXTI1_IRQHandler | |
365 EXTI2_IRQHandler | |
366 EXTI3_IRQHandler | |
367 EXTI4_IRQHandler | |
368 DMA1_Stream0_IRQHandler | |
369 DMA1_Stream1_IRQHandler | |
370 DMA1_Stream2_IRQHandler | |
371 DMA1_Stream3_IRQHandler | |
372 DMA1_Stream4_IRQHandler | |
373 DMA1_Stream5_IRQHandler | |
374 DMA1_Stream6_IRQHandler | |
375 ADC_IRQHandler | |
376 CAN1_TX_IRQHandler | |
377 CAN1_RX0_IRQHandler | |
378 CAN1_RX1_IRQHandler | |
379 CAN1_SCE_IRQHandler | |
380 EXTI9_5_IRQHandler | |
381 TIM1_BRK_TIM9_IRQHandler | |
382 TIM1_UP_TIM10_IRQHandler | |
383 TIM1_TRG_COM_TIM11_IRQHandler | |
384 TIM1_CC_IRQHandler | |
385 TIM2_IRQHandler | |
386 TIM3_IRQHandler | |
387 TIM4_IRQHandler | |
388 I2C1_EV_IRQHandler | |
389 I2C1_ER_IRQHandler | |
390 I2C2_EV_IRQHandler | |
391 I2C2_ER_IRQHandler | |
392 SPI1_IRQHandler | |
393 SPI2_IRQHandler | |
394 USART1_IRQHandler | |
395 USART2_IRQHandler | |
396 USART3_IRQHandler | |
397 EXTI15_10_IRQHandler | |
398 RTC_Alarm_IRQHandler | |
399 OTG_FS_WKUP_IRQHandler | |
400 TIM8_BRK_TIM12_IRQHandler | |
401 TIM8_UP_TIM13_IRQHandler | |
402 TIM8_TRG_COM_TIM14_IRQHandler | |
403 TIM8_CC_IRQHandler | |
404 DMA1_Stream7_IRQHandler | |
405 FSMC_IRQHandler | |
406 SDIO_IRQHandler | |
407 TIM5_IRQHandler | |
408 SPI3_IRQHandler | |
409 UART4_IRQHandler | |
410 UART5_IRQHandler | |
411 TIM6_DAC_IRQHandler | |
412 TIM7_IRQHandler | |
413 DMA2_Stream0_IRQHandler | |
414 DMA2_Stream1_IRQHandler | |
415 DMA2_Stream2_IRQHandler | |
416 DMA2_Stream3_IRQHandler | |
417 DMA2_Stream4_IRQHandler | |
418 DFSDM1_FLT0_IRQHandler | |
419 DFSDM1_FLT1_IRQHandler | |
420 CAN2_TX_IRQHandler | |
421 CAN2_RX0_IRQHandler | |
422 CAN2_RX1_IRQHandler | |
423 CAN2_SCE_IRQHandler | |
424 OTG_FS_IRQHandler | |
425 DMA2_Stream5_IRQHandler | |
426 DMA2_Stream6_IRQHandler | |
427 DMA2_Stream7_IRQHandler | |
428 USART6_IRQHandler | |
429 I2C3_EV_IRQHandler | |
430 I2C3_ER_IRQHandler | |
431 CAN3_TX_IRQHandler | |
432 CAN3_RX0_IRQHandler | |
433 CAN3_RX1_IRQHandler | |
434 CAN3_SCE_IRQHandler | |
435 AES_IRQHandler | |
436 RNG_IRQHandler | |
437 FPU_IRQHandler | |
438 UART7_IRQHandler | |
439 UART8_IRQHandler | |
440 SPI4_IRQHandler | |
441 SPI5_IRQHandler | |
442 SAI1_IRQHandler | |
443 UART9_IRQHandler | |
444 UART10_IRQHandler | |
445 QUADSPI_IRQHandler | |
446 FMPI2C1_EV_IRQHandler | |
447 FMPI2C1_ER_IRQHandler | |
448 LPTIM1_IRQHandler | |
449 DFSDM2_FLT0_IRQHandler | |
450 DFSDM2_FLT1_IRQHandler | |
451 DFSDM2_FLT2_IRQHandler | |
452 DFSDM2_FLT3_IRQHandler | |
453 | |
454 B . | |
455 | |
456 ENDP | |
457 | |
458 ALIGN | |
459 | |
460 ;******************************************************************************* | |
461 ; User Stack and Heap initialization | |
462 ;******************************************************************************* | |
463 IF :DEF:__MICROLIB | |
464 | |
465 EXPORT __initial_sp | |
466 EXPORT __heap_base | |
467 EXPORT __heap_limit | |
468 | |
469 ELSE | |
470 | |
471 IMPORT __use_two_region_memory | |
472 EXPORT __user_initial_stackheap | |
473 | |
474 __user_initial_stackheap | |
475 | |
476 LDR R0, = Heap_Mem | |
477 LDR R1, =(Stack_Mem + Stack_Size) | |
478 LDR R2, = (Heap_Mem + Heap_Size) | |
479 LDR R3, = Stack_Mem | |
480 BX LR | |
481 | |
482 ALIGN | |
483 | |
484 ENDIF | |
485 | |
486 END | |
487 | |
488 ;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** |