Mercurial > public > ostc4

comparison Common/Drivers/STM32F4xx/Include/stm32f446xx.h @ 128:c78bcbd5deda FlipDisplay

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
Added current STM32 standandard libraries in version independend folder structure
author Ideenmodellierer
date Sun, 17 Feb 2019 21:12:22 +0100
parents
children
comparison
equal deleted inserted replaced
127:1369f8660eaa 128:c78bcbd5deda
1 /**
2 ******************************************************************************
3 * @file stm32f446xx.h
4 * @author MCD Application Team
5 * @brief CMSIS STM32F446xx Device Peripheral Access Layer Header File.
6 *
7 * This file contains:
8 * - Data structures and the address mapping for all peripherals
9 * - peripherals registers declarations and bits definition
10 * - Macros to access peripheral’s registers hardware
11 *
12 ******************************************************************************
13 * @attention
14 *
15 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
16 *
17 * Redistribution and use in source and binary forms, with or without modification,
18 * are permitted provided that the following conditions are met:
19 * 1. Redistributions of source code must retain the above copyright notice,
20 * this list of conditions and the following disclaimer.
21 * 2. Redistributions in binary form must reproduce the above copyright notice,
22 * this list of conditions and the following disclaimer in the documentation
23 * and/or other materials provided with the distribution.
24 * 3. Neither the name of STMicroelectronics nor the names of its contributors
25 * may be used to endorse or promote products derived from this software
26 * without specific prior written permission.
27 *
28 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
29 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
30 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
31 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
32 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
33 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
34 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
35 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
36 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
37 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
38 *
39 ******************************************************************************
40 */
41
42 /** @addtogroup CMSIS_Device
43 * @{
44 */
45
46 /** @addtogroup stm32f446xx
47 * @{
48 */
49
50 #ifndef __STM32F446xx_H
51 #define __STM32F446xx_H
52
53 #ifdef __cplusplus
54 extern "C" {
55 #endif /* __cplusplus */
56
57 /** @addtogroup Configuration_section_for_CMSIS
58 * @{
59 */
60
61 /**
62 * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
63 */
64 #define __CM4_REV 0x0001U /*!< Core revision r0p1 */
65 #define __MPU_PRESENT 1U /*!< STM32F4XX provides an MPU */
66 #define __NVIC_PRIO_BITS 4U /*!< STM32F4XX uses 4 Bits for the Priority Levels */
67 #define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */
68 #define __FPU_PRESENT 1U /*!< FPU present */
69
70 /**
71 * @}
72 */
73
74 /** @addtogroup Peripheral_interrupt_number_definition
75 * @{
76 */
77
78 /**
79 * @brief STM32F4XX Interrupt Number Definition, according to the selected device
80 * in @ref Library_configuration_section
81 */
82 typedef enum
83 {
84 /****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/
85 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
86 MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
87 BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
88 UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
89 SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
90 DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
91 PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
92 SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
93 /****** STM32 specific Interrupt Numbers **********************************************************************/
94 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
95 PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
96 TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */
97 RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */
98 FLASH_IRQn = 4, /*!< FLASH global Interrupt */
99 RCC_IRQn = 5, /*!< RCC global Interrupt */
100 EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
101 EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
102 EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
103 EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
104 EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
105 DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */
106 DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */
107 DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */
108 DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */
109 DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */
110 DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */
111 DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */
112 ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */
113 CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */
114 CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */
115 CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
116 CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
117 EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
118 TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */
119 TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */
120 TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
121 TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
122 TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
123 TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
124 TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
125 I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
126 I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
127 I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
128 I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
129 SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
130 SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
131 USART1_IRQn = 37, /*!< USART1 global Interrupt */
132 USART2_IRQn = 38, /*!< USART2 global Interrupt */
133 USART3_IRQn = 39, /*!< USART3 global Interrupt */
134 EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
135 RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
136 OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */
137 TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */
138 TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */
139 TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
140 TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare global interrupt */
141 DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */
142 FMC_IRQn = 48, /*!< FMC global Interrupt */
143 SDIO_IRQn = 49, /*!< SDIO global Interrupt */
144 TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
145 SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
146 UART4_IRQn = 52, /*!< UART4 global Interrupt */
147 UART5_IRQn = 53, /*!< UART5 global Interrupt */
148 TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */
149 TIM7_IRQn = 55, /*!< TIM7 global interrupt */
150 DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */
151 DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */
152 DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */
153 DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */
154 DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */
155 CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */
156 CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */
157 CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */
158 CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */
159 OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */
160 DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */
161 DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */
162 DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */
163 USART6_IRQn = 71, /*!< USART6 global interrupt */
164 I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */
165 I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */
166 OTG_HS_EP1_OUT_IRQn = 74, /*!< USB OTG HS End Point 1 Out global interrupt */
167 OTG_HS_EP1_IN_IRQn = 75, /*!< USB OTG HS End Point 1 In global interrupt */
168 OTG_HS_WKUP_IRQn = 76, /*!< USB OTG HS Wakeup through EXTI interrupt */
169 OTG_HS_IRQn = 77, /*!< USB OTG HS global interrupt */
170 DCMI_IRQn = 78, /*!< DCMI global interrupt */
171 FPU_IRQn = 81, /*!< FPU global interrupt */
172 SPI4_IRQn = 84, /*!< SPI4 global Interrupt */
173 SAI1_IRQn = 87, /*!< SAI1 global Interrupt */
174 SAI2_IRQn = 91, /*!< SAI2 global Interrupt */
175 QUADSPI_IRQn = 92, /*!< QuadSPI global Interrupt */
176 CEC_IRQn = 93, /*!< CEC global Interrupt */
177 SPDIF_RX_IRQn = 94, /*!< SPDIF-RX global Interrupt */
178 FMPI2C1_EV_IRQn = 95, /*!< FMPI2C1 Event Interrupt */
179 FMPI2C1_ER_IRQn = 96 /*!< FMPI2C1 Error Interrupt */
180 } IRQn_Type;
181
182 /**
183 * @}
184 */
185
186 #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
187 #include "system_stm32f4xx.h"
188 #include <stdint.h>
189
190 /** @addtogroup Peripheral_registers_structures
191 * @{
192 */
193
194 /**
195 * @brief Analog to Digital Converter
196 */
197
198 typedef struct
199 {
200 __IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */
201 __IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */
202 __IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */
203 __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */
204 __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */
205 __IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
206 __IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
207 __IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
208 __IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
209 __IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */
210 __IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */
211 __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */
212 __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */
213 __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */
214 __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/
215 __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */
216 __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */
217 __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */
218 __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */
219 __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */
220 } ADC_TypeDef;
221
222 typedef struct
223 {
224 __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */
225 __IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */
226 __IO uint32_t CDR; /*!< ADC common regular data register for dual
227 AND triple modes, Address offset: ADC1 base address + 0x308 */
228 } ADC_Common_TypeDef;
229
230
231 /**
232 * @brief Controller Area Network TxMailBox
233 */
234
235 typedef struct
236 {
237 __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */
238 __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
239 __IO uint32_t TDLR; /*!< CAN mailbox data low register */
240 __IO uint32_t TDHR; /*!< CAN mailbox data high register */
241 } CAN_TxMailBox_TypeDef;
242
243 /**
244 * @brief Controller Area Network FIFOMailBox
245 */
246
247 typedef struct
248 {
249 __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */
250 __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
251 __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
252 __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
253 } CAN_FIFOMailBox_TypeDef;
254
255 /**
256 * @brief Controller Area Network FilterRegister
257 */
258
259 typedef struct
260 {
261 __IO uint32_t FR1; /*!< CAN Filter bank register 1 */
262 __IO uint32_t FR2; /*!< CAN Filter bank register 1 */
263 } CAN_FilterRegister_TypeDef;
264
265 /**
266 * @brief Controller Area Network
267 */
268
269 typedef struct
270 {
271 __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */
272 __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */
273 __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */
274 __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
275 __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
276 __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */
277 __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */
278 __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */
279 uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */
280 CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
281 CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
282 uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */
283 __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */
284 __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */
285 uint32_t RESERVED2; /*!< Reserved, 0x208 */
286 __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */
287 uint32_t RESERVED3; /*!< Reserved, 0x210 */
288 __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
289 uint32_t RESERVED4; /*!< Reserved, 0x218 */
290 __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */
291 uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */
292 CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
293 } CAN_TypeDef;
294
295
296 /**
297 * @brief Consumer Electronics Control
298 */
299
300 typedef struct
301 {
302 __IO uint32_t CR; /*!< CEC control register, Address offset:0x00 */
303 __IO uint32_t CFGR; /*!< CEC configuration register, Address offset:0x04 */
304 __IO uint32_t TXDR; /*!< CEC Tx data register , Address offset:0x08 */
305 __IO uint32_t RXDR; /*!< CEC Rx Data Register, Address offset:0x0C */
306 __IO uint32_t ISR; /*!< CEC Interrupt and Status Register, Address offset:0x10 */
307 __IO uint32_t IER; /*!< CEC interrupt enable register, Address offset:0x14 */
308 }CEC_TypeDef;
309 /**
310 * @brief CRC calculation unit
311 */
312
313 typedef struct
314 {
315 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
316 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
317 uint8_t RESERVED0; /*!< Reserved, 0x05 */
318 uint16_t RESERVED1; /*!< Reserved, 0x06 */
319 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
320 } CRC_TypeDef;
321
322 /**
323 * @brief Digital to Analog Converter
324 */
325
326 typedef struct
327 {
328 __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */
329 __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */
330 __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
331 __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
332 __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
333 __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
334 __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */
335 __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */
336 __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */
337 __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */
338 __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */
339 __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */
340 __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */
341 __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */
342 } DAC_TypeDef;
343
344 /**
345 * @brief Debug MCU
346 */
347
348 typedef struct
349 {
350 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
351 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
352 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
353 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
354 }DBGMCU_TypeDef;
355
356 /**
357 * @brief DCMI
358 */
359
360 typedef struct
361 {
362 __IO uint32_t CR; /*!< DCMI control register 1, Address offset: 0x00 */
363 __IO uint32_t SR; /*!< DCMI status register, Address offset: 0x04 */
364 __IO uint32_t RISR; /*!< DCMI raw interrupt status register, Address offset: 0x08 */
365 __IO uint32_t IER; /*!< DCMI interrupt enable register, Address offset: 0x0C */
366 __IO uint32_t MISR; /*!< DCMI masked interrupt status register, Address offset: 0x10 */
367 __IO uint32_t ICR; /*!< DCMI interrupt clear register, Address offset: 0x14 */
368 __IO uint32_t ESCR; /*!< DCMI embedded synchronization code register, Address offset: 0x18 */
369 __IO uint32_t ESUR; /*!< DCMI embedded synchronization unmask register, Address offset: 0x1C */
370 __IO uint32_t CWSTRTR; /*!< DCMI crop window start, Address offset: 0x20 */
371 __IO uint32_t CWSIZER; /*!< DCMI crop window size, Address offset: 0x24 */
372 __IO uint32_t DR; /*!< DCMI data register, Address offset: 0x28 */
373 } DCMI_TypeDef;
374
375 /**
376 * @brief DMA Controller
377 */
378
379 typedef struct
380 {
381 __IO uint32_t CR; /*!< DMA stream x configuration register */
382 __IO uint32_t NDTR; /*!< DMA stream x number of data register */
383 __IO uint32_t PAR; /*!< DMA stream x peripheral address register */
384 __IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */
385 __IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */
386 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */
387 } DMA_Stream_TypeDef;
388
389 typedef struct
390 {
391 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */
392 __IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */
393 __IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */
394 __IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
395 } DMA_TypeDef;
396
397 /**
398 * @brief External Interrupt/Event Controller
399 */
400
401 typedef struct
402 {
403 __IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */
404 __IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */
405 __IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */
406 __IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
407 __IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */
408 __IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */
409 } EXTI_TypeDef;
410
411 /**
412 * @brief FLASH Registers
413 */
414
415 typedef struct
416 {
417 __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
418 __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */
419 __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */
420 __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */
421 __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */
422 __IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */
423 __IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */
424 } FLASH_TypeDef;
425
426 /**
427 * @brief Flexible Memory Controller
428 */
429
430 typedef struct
431 {
432 __IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */
433 } FMC_Bank1_TypeDef;
434
435 /**
436 * @brief Flexible Memory Controller Bank1E
437 */
438
439 typedef struct
440 {
441 __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
442 } FMC_Bank1E_TypeDef;
443
444 /**
445 * @brief Flexible Memory Controller Bank3
446 */
447
448 typedef struct
449 {
450 __IO uint32_t PCR; /*!< NAND Flash control register, Address offset: 0x80 */
451 __IO uint32_t SR; /*!< NAND Flash FIFO status and interrupt register, Address offset: 0x84 */
452 __IO uint32_t PMEM; /*!< NAND Flash Common memory space timing register, Address offset: 0x88 */
453 __IO uint32_t PATT; /*!< NAND Flash Attribute memory space timing register, Address offset: 0x8C */
454 uint32_t RESERVED; /*!< Reserved, 0x90 */
455 __IO uint32_t ECCR; /*!< NAND Flash ECC result registers, Address offset: 0x94 */
456 } FMC_Bank3_TypeDef;
457
458 /**
459 * @brief Flexible Memory Controller Bank5_6
460 */
461
462 typedef struct
463 {
464 __IO uint32_t SDCR[2]; /*!< SDRAM Control registers , Address offset: 0x140-0x144 */
465 __IO uint32_t SDTR[2]; /*!< SDRAM Timing registers , Address offset: 0x148-0x14C */
466 __IO uint32_t SDCMR; /*!< SDRAM Command Mode register, Address offset: 0x150 */
467 __IO uint32_t SDRTR; /*!< SDRAM Refresh Timer register, Address offset: 0x154 */
468 __IO uint32_t SDSR; /*!< SDRAM Status register, Address offset: 0x158 */
469 } FMC_Bank5_6_TypeDef;
470
471 /**
472 * @brief General Purpose I/O
473 */
474
475 typedef struct
476 {
477 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
478 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
479 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
480 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
481 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
482 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
483 __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */
484 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
485 __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
486 } GPIO_TypeDef;
487
488 /**
489 * @brief System configuration controller
490 */
491
492 typedef struct
493 {
494 __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */
495 __IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */
496 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
497 uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */
498 __IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */
499 uint32_t RESERVED1[2]; /*!< Reserved, 0x24-0x28 */
500 __IO uint32_t CFGR; /*!< SYSCFG Configuration register, Address offset: 0x2C */
501 } SYSCFG_TypeDef;
502
503 /**
504 * @brief Inter-integrated Circuit Interface
505 */
506
507 typedef struct
508 {
509 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
510 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
511 __IO uint32_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */
512 __IO uint32_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */
513 __IO uint32_t DR; /*!< I2C Data register, Address offset: 0x10 */
514 __IO uint32_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */
515 __IO uint32_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */
516 __IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */
517 __IO uint32_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */
518 __IO uint32_t FLTR; /*!< I2C FLTR register, Address offset: 0x24 */
519 } I2C_TypeDef;
520
521 /**
522 * @brief Inter-integrated Circuit Interface
523 */
524
525 typedef struct
526 {
527 __IO uint32_t CR1; /*!< FMPI2C Control register 1, Address offset: 0x00 */
528 __IO uint32_t CR2; /*!< FMPI2C Control register 2, Address offset: 0x04 */
529 __IO uint32_t OAR1; /*!< FMPI2C Own address 1 register, Address offset: 0x08 */
530 __IO uint32_t OAR2; /*!< FMPI2C Own address 2 register, Address offset: 0x0C */
531 __IO uint32_t TIMINGR; /*!< FMPI2C Timing register, Address offset: 0x10 */
532 __IO uint32_t TIMEOUTR; /*!< FMPI2C Timeout register, Address offset: 0x14 */
533 __IO uint32_t ISR; /*!< FMPI2C Interrupt and status register, Address offset: 0x18 */
534 __IO uint32_t ICR; /*!< FMPI2C Interrupt clear register, Address offset: 0x1C */
535 __IO uint32_t PECR; /*!< FMPI2C PEC register, Address offset: 0x20 */
536 __IO uint32_t RXDR; /*!< FMPI2C Receive data register, Address offset: 0x24 */
537 __IO uint32_t TXDR; /*!< FMPI2C Transmit data register, Address offset: 0x28 */
538 } FMPI2C_TypeDef;
539
540 /**
541 * @brief Independent WATCHDOG
542 */
543
544 typedef struct
545 {
546 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
547 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
548 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
549 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
550 } IWDG_TypeDef;
551
552
553 /**
554 * @brief Power Control
555 */
556
557 typedef struct
558 {
559 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
560 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
561 } PWR_TypeDef;
562
563 /**
564 * @brief Reset and Clock Control
565 */
566
567 typedef struct
568 {
569 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
570 __IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */
571 __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */
572 __IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */
573 __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */
574 __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */
575 __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */
576 uint32_t RESERVED0; /*!< Reserved, 0x1C */
577 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */
578 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */
579 uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */
580 __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */
581 __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */
582 __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */
583 uint32_t RESERVED2; /*!< Reserved, 0x3C */
584 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */
585 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */
586 uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */
587 __IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
588 __IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
589 __IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
590 uint32_t RESERVED4; /*!< Reserved, 0x5C */
591 __IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
592 __IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
593 uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */
594 __IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */
595 __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */
596 uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */
597 __IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */
598 __IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */
599 __IO uint32_t PLLSAICFGR; /*!< RCC PLLSAI configuration register, Address offset: 0x88 */
600 __IO uint32_t DCKCFGR; /*!< RCC Dedicated Clocks configuration register, Address offset: 0x8C */
601 __IO uint32_t CKGATENR; /*!< RCC Clocks Gated ENable Register, Address offset: 0x90 */
602 __IO uint32_t DCKCFGR2; /*!< RCC Dedicated Clocks configuration register 2, Address offset: 0x94 */
603 } RCC_TypeDef;
604
605 /**
606 * @brief Real-Time Clock
607 */
608
609 typedef struct
610 {
611 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
612 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
613 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
614 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
615 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
616 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
617 __IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */
618 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
619 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
620 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
621 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
622 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
623 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
624 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
625 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
626 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
627 __IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
628 __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */
629 __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */
630 uint32_t RESERVED7; /*!< Reserved, 0x4C */
631 __IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */
632 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
633 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
634 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
635 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
636 __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
637 __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
638 __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
639 __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
640 __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
641 __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
642 __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
643 __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
644 __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
645 __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
646 __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
647 __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */
648 __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */
649 __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */
650 __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */
651 } RTC_TypeDef;
652
653 /**
654 * @brief Serial Audio Interface
655 */
656
657 typedef struct
658 {
659 __IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */
660 } SAI_TypeDef;
661
662 typedef struct
663 {
664 __IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */
665 __IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */
666 __IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */
667 __IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */
668 __IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */
669 __IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */
670 __IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */
671 __IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */
672 } SAI_Block_TypeDef;
673
674 /**
675 * @brief SD host Interface
676 */
677
678 typedef struct
679 {
680 __IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */
681 __IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */
682 __IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */
683 __IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */
684 __IO const uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */
685 __IO const uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */
686 __IO const uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */
687 __IO const uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */
688 __IO const uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */
689 __IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */
690 __IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */
691 __IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */
692 __IO const uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */
693 __IO const uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */
694 __IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */
695 __IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */
696 uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */
697 __IO const uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */
698 uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */
699 __IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */
700 } SDIO_TypeDef;
701
702 /**
703 * @brief Serial Peripheral Interface
704 */
705
706 typedef struct
707 {
708 __IO uint32_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */
709 __IO uint32_t CR2; /*!< SPI control register 2, Address offset: 0x04 */
710 __IO uint32_t SR; /*!< SPI status register, Address offset: 0x08 */
711 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
712 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
713 __IO uint32_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */
714 __IO uint32_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */
715 __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
716 __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
717 } SPI_TypeDef;
718
719 /**
720 * @brief QUAD Serial Peripheral Interface
721 */
722
723 typedef struct
724 {
725 __IO uint32_t CR; /*!< QUADSPI Control register, Address offset: 0x00 */
726 __IO uint32_t DCR; /*!< QUADSPI Device Configuration register, Address offset: 0x04 */
727 __IO uint32_t SR; /*!< QUADSPI Status register, Address offset: 0x08 */
728 __IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0x0C */
729 __IO uint32_t DLR; /*!< QUADSPI Data Length register, Address offset: 0x10 */
730 __IO uint32_t CCR; /*!< QUADSPI Communication Configuration register, Address offset: 0x14 */
731 __IO uint32_t AR; /*!< QUADSPI Address register, Address offset: 0x18 */
732 __IO uint32_t ABR; /*!< QUADSPI Alternate Bytes register, Address offset: 0x1C */
733 __IO uint32_t DR; /*!< QUADSPI Data register, Address offset: 0x20 */
734 __IO uint32_t PSMKR; /*!< QUADSPI Polling Status Mask register, Address offset: 0x24 */
735 __IO uint32_t PSMAR; /*!< QUADSPI Polling Status Match register, Address offset: 0x28 */
736 __IO uint32_t PIR; /*!< QUADSPI Polling Interval register, Address offset: 0x2C */
737 __IO uint32_t LPTR; /*!< QUADSPI Low Power Timeout register, Address offset: 0x30 */
738 } QUADSPI_TypeDef;
739
740 /**
741 * @brief SPDIFRX Interface
742 */
743
744 typedef struct
745 {
746 __IO uint32_t CR; /*!< Control register, Address offset: 0x00 */
747 __IO uint16_t IMR; /*!< Interrupt mask register, Address offset: 0x04 */
748 uint16_t RESERVED0; /*!< Reserved, 0x06 */
749 __IO uint32_t SR; /*!< Status register, Address offset: 0x08 */
750 __IO uint16_t IFCR; /*!< Interrupt Flag Clear register, Address offset: 0x0C */
751 uint16_t RESERVED1; /*!< Reserved, 0x0E */
752 __IO uint32_t DR; /*!< Data input register, Address offset: 0x10 */
753 __IO uint32_t CSR; /*!< Channel Status register, Address offset: 0x14 */
754 __IO uint32_t DIR; /*!< Debug Information register, Address offset: 0x18 */
755 uint16_t RESERVED2; /*!< Reserved, 0x1A */
756 } SPDIFRX_TypeDef;
757
758 /**
759 * @brief TIM
760 */
761
762 typedef struct
763 {
764 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
765 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
766 __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
767 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
768 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
769 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
770 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
771 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
772 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
773 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
774 __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
775 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
776 __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
777 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
778 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
779 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
780 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
781 __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
782 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
783 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
784 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
785 } TIM_TypeDef;
786
787 /**
788 * @brief Universal Synchronous Asynchronous Receiver Transmitter
789 */
790
791 typedef struct
792 {
793 __IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */
794 __IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */
795 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */
796 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */
797 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */
798 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */
799 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
800 } USART_TypeDef;
801
802 /**
803 * @brief Window WATCHDOG
804 */
805
806 typedef struct
807 {
808 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
809 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
810 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
811 } WWDG_TypeDef;
812 /**
813 * @brief USB_OTG_Core_Registers
814 */
815 typedef struct
816 {
817 __IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register 000h */
818 __IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register 004h */
819 __IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register 008h */
820 __IO uint32_t GUSBCFG; /*!< Core USB Configuration Register 00Ch */
821 __IO uint32_t GRSTCTL; /*!< Core Reset Register 010h */
822 __IO uint32_t GINTSTS; /*!< Core Interrupt Register 014h */
823 __IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register 018h */
824 __IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register 01Ch */
825 __IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register 020h */
826 __IO uint32_t GRXFSIZ; /*!< Receive FIFO Size Register 024h */
827 __IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register 028h */
828 __IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg 02Ch */
829 uint32_t Reserved30[2]; /*!< Reserved 030h */
830 __IO uint32_t GCCFG; /*!< General Purpose IO Register 038h */
831 __IO uint32_t CID; /*!< User ID Register 03Ch */
832 uint32_t Reserved5[3]; /*!< Reserved 040h-048h */
833 __IO uint32_t GHWCFG3; /*!< User HW config3 04Ch */
834 uint32_t Reserved6; /*!< Reserved 050h */
835 __IO uint32_t GLPMCFG; /*!< LPM Register 054h */
836 uint32_t Reserved; /*!< Reserved 058h */
837 __IO uint32_t GDFIFOCFG; /*!< DFIFO Software Config Register 05Ch */
838 uint32_t Reserved43[40]; /*!< Reserved 058h-0FFh */
839 __IO uint32_t HPTXFSIZ; /*!< Host Periodic Tx FIFO Size Reg 100h */
840 __IO uint32_t DIEPTXF[0x0F]; /*!< dev Periodic Transmit FIFO */
841 } USB_OTG_GlobalTypeDef;
842
843 /**
844 * @brief USB_OTG_device_Registers
845 */
846 typedef struct
847 {
848 __IO uint32_t DCFG; /*!< dev Configuration Register 800h */
849 __IO uint32_t DCTL; /*!< dev Control Register 804h */
850 __IO uint32_t DSTS; /*!< dev Status Register (RO) 808h */
851 uint32_t Reserved0C; /*!< Reserved 80Ch */
852 __IO uint32_t DIEPMSK; /*!< dev IN Endpoint Mask 810h */
853 __IO uint32_t DOEPMSK; /*!< dev OUT Endpoint Mask 814h */
854 __IO uint32_t DAINT; /*!< dev All Endpoints Itr Reg 818h */
855 __IO uint32_t DAINTMSK; /*!< dev All Endpoints Itr Mask 81Ch */
856 uint32_t Reserved20; /*!< Reserved 820h */
857 uint32_t Reserved9; /*!< Reserved 824h */
858 __IO uint32_t DVBUSDIS; /*!< dev VBUS discharge Register 828h */
859 __IO uint32_t DVBUSPULSE; /*!< dev VBUS Pulse Register 82Ch */
860 __IO uint32_t DTHRCTL; /*!< dev threshold 830h */
861 __IO uint32_t DIEPEMPMSK; /*!< dev empty msk 834h */
862 __IO uint32_t DEACHINT; /*!< dedicated EP interrupt 838h */
863 __IO uint32_t DEACHMSK; /*!< dedicated EP msk 83Ch */
864 uint32_t Reserved40; /*!< dedicated EP mask 840h */
865 __IO uint32_t DINEP1MSK; /*!< dedicated EP mask 844h */
866 uint32_t Reserved44[15]; /*!< Reserved 844-87Ch */
867 __IO uint32_t DOUTEP1MSK; /*!< dedicated EP msk 884h */
868 } USB_OTG_DeviceTypeDef;
869
870 /**
871 * @brief USB_OTG_IN_Endpoint-Specific_Register
872 */
873 typedef struct
874 {
875 __IO uint32_t DIEPCTL; /*!< dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h */
876 uint32_t Reserved04; /*!< Reserved 900h + (ep_num * 20h) + 04h */
877 __IO uint32_t DIEPINT; /*!< dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h */
878 uint32_t Reserved0C; /*!< Reserved 900h + (ep_num * 20h) + 0Ch */
879 __IO uint32_t DIEPTSIZ; /*!< IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h */
880 __IO uint32_t DIEPDMA; /*!< IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h */
881 __IO uint32_t DTXFSTS; /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */
882 uint32_t Reserved18; /*!< Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */
883 } USB_OTG_INEndpointTypeDef;
884
885 /**
886 * @brief USB_OTG_OUT_Endpoint-Specific_Registers
887 */
888 typedef struct
889 {
890 __IO uint32_t DOEPCTL; /*!< dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h */
891 uint32_t Reserved04; /*!< Reserved B00h + (ep_num * 20h) + 04h */
892 __IO uint32_t DOEPINT; /*!< dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h */
893 uint32_t Reserved0C; /*!< Reserved B00h + (ep_num * 20h) + 0Ch */
894 __IO uint32_t DOEPTSIZ; /*!< dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h */
895 __IO uint32_t DOEPDMA; /*!< dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h */
896 uint32_t Reserved18[2]; /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */
897 } USB_OTG_OUTEndpointTypeDef;
898
899 /**
900 * @brief USB_OTG_Host_Mode_Register_Structures
901 */
902 typedef struct
903 {
904 __IO uint32_t HCFG; /*!< Host Configuration Register 400h */
905 __IO uint32_t HFIR; /*!< Host Frame Interval Register 404h */
906 __IO uint32_t HFNUM; /*!< Host Frame Nbr/Frame Remaining 408h */
907 uint32_t Reserved40C; /*!< Reserved 40Ch */
908 __IO uint32_t HPTXSTS; /*!< Host Periodic Tx FIFO/ Queue Status 410h */
909 __IO uint32_t HAINT; /*!< Host All Channels Interrupt Register 414h */
910 __IO uint32_t HAINTMSK; /*!< Host All Channels Interrupt Mask 418h */
911 } USB_OTG_HostTypeDef;
912
913 /**
914 * @brief USB_OTG_Host_Channel_Specific_Registers
915 */
916 typedef struct
917 {
918 __IO uint32_t HCCHAR; /*!< Host Channel Characteristics Register 500h */
919 __IO uint32_t HCSPLT; /*!< Host Channel Split Control Register 504h */
920 __IO uint32_t HCINT; /*!< Host Channel Interrupt Register 508h */
921 __IO uint32_t HCINTMSK; /*!< Host Channel Interrupt Mask Register 50Ch */
922 __IO uint32_t HCTSIZ; /*!< Host Channel Transfer Size Register 510h */
923 __IO uint32_t HCDMA; /*!< Host Channel DMA Address Register 514h */
924 uint32_t Reserved[2]; /*!< Reserved */
925 } USB_OTG_HostChannelTypeDef;
926
927 /**
928 * @}
929 */
930
931 /** @addtogroup Peripheral_memory_map
932 * @{
933 */
934 #define FLASH_BASE 0x08000000U /*!< FLASH(up to 1 MB) base address in the alias region */
935 #define SRAM1_BASE 0x20000000U /*!< SRAM1(112 KB) base address in the alias region */
936 #define SRAM2_BASE 0x2001C000U /*!< SRAM2(16 KB) base address in the alias region */
937 #define PERIPH_BASE 0x40000000U /*!< Peripheral base address in the alias region */
938 #define BKPSRAM_BASE 0x40024000U /*!< Backup SRAM(4 KB) base address in the alias region */
939 #define FMC_R_BASE 0xA0000000U /*!< FMC registers base address */
940 #define QSPI_R_BASE 0xA0001000U /*!< QuadSPI registers base address */
941 #define SRAM1_BB_BASE 0x22000000U /*!< SRAM1(112 KB) base address in the bit-band region */
942 #define SRAM2_BB_BASE 0x22380000U /*!< SRAM2(16 KB) base address in the bit-band region */
943 #define PERIPH_BB_BASE 0x42000000U /*!< Peripheral base address in the bit-band region */
944 #define BKPSRAM_BB_BASE 0x42480000U /*!< Backup SRAM(4 KB) base address in the bit-band region */
945 #define FLASH_END 0x0807FFFFU /*!< FLASH end address */
946 #define FLASH_OTP_BASE 0x1FFF7800U /*!< Base address of : (up to 528 Bytes) embedded FLASH OTP Area */
947 #define FLASH_OTP_END 0x1FFF7A0FU /*!< End address of : (up to 528 Bytes) embedded FLASH OTP Area */
948
949 /* Legacy defines */
950 #define SRAM_BASE SRAM1_BASE
951 #define SRAM_BB_BASE SRAM1_BB_BASE
952
953 /*!< Peripheral memory map */
954 #define APB1PERIPH_BASE PERIPH_BASE
955 #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000U)
956 #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000U)
957 #define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000U)
958
959 /*!< APB1 peripherals */
960 #define TIM2_BASE (APB1PERIPH_BASE + 0x0000U)
961 #define TIM3_BASE (APB1PERIPH_BASE + 0x0400U)
962 #define TIM4_BASE (APB1PERIPH_BASE + 0x0800U)
963 #define TIM5_BASE (APB1PERIPH_BASE + 0x0C00U)
964 #define TIM6_BASE (APB1PERIPH_BASE + 0x1000U)
965 #define TIM7_BASE (APB1PERIPH_BASE + 0x1400U)
966 #define TIM12_BASE (APB1PERIPH_BASE + 0x1800U)
967 #define TIM13_BASE (APB1PERIPH_BASE + 0x1C00U)
968 #define TIM14_BASE (APB1PERIPH_BASE + 0x2000U)
969 #define RTC_BASE (APB1PERIPH_BASE + 0x2800U)
970 #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00U)
971 #define IWDG_BASE (APB1PERIPH_BASE + 0x3000U)
972 #define SPI2_BASE (APB1PERIPH_BASE + 0x3800U)
973 #define SPI3_BASE (APB1PERIPH_BASE + 0x3C00U)
974 #define SPDIFRX_BASE (APB1PERIPH_BASE + 0x4000U)
975 #define USART2_BASE (APB1PERIPH_BASE + 0x4400U)
976 #define USART3_BASE (APB1PERIPH_BASE + 0x4800U)
977 #define UART4_BASE (APB1PERIPH_BASE + 0x4C00U)
978 #define UART5_BASE (APB1PERIPH_BASE + 0x5000U)
979 #define I2C1_BASE (APB1PERIPH_BASE + 0x5400U)
980 #define I2C2_BASE (APB1PERIPH_BASE + 0x5800U)
981 #define I2C3_BASE (APB1PERIPH_BASE + 0x5C00U)
982 #define FMPI2C1_BASE (APB1PERIPH_BASE + 0x6000U)
983 #define CAN1_BASE (APB1PERIPH_BASE + 0x6400U)
984 #define CAN2_BASE (APB1PERIPH_BASE + 0x6800U)
985 #define CEC_BASE (APB1PERIPH_BASE + 0x6C00U)
986 #define PWR_BASE (APB1PERIPH_BASE + 0x7000U)
987 #define DAC_BASE (APB1PERIPH_BASE + 0x7400U)
988
989 /*!< APB2 peripherals */
990 #define TIM1_BASE (APB2PERIPH_BASE + 0x0000U)
991 #define TIM8_BASE (APB2PERIPH_BASE + 0x0400U)
992 #define USART1_BASE (APB2PERIPH_BASE + 0x1000U)
993 #define USART6_BASE (APB2PERIPH_BASE + 0x1400U)
994 #define ADC1_BASE (APB2PERIPH_BASE + 0x2000U)
995 #define ADC2_BASE (APB2PERIPH_BASE + 0x2100U)
996 #define ADC3_BASE (APB2PERIPH_BASE + 0x2200U)
997 #define ADC123_COMMON_BASE (APB2PERIPH_BASE + 0x2300U)
998 /* Legacy define */
999 #define ADC_BASE ADC123_COMMON_BASE
1000 #define SDIO_BASE (APB2PERIPH_BASE + 0x2C00U)
1001 #define SPI1_BASE (APB2PERIPH_BASE + 0x3000U)
1002 #define SPI4_BASE (APB2PERIPH_BASE + 0x3400U)
1003 #define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800U)
1004 #define EXTI_BASE (APB2PERIPH_BASE + 0x3C00U)
1005 #define TIM9_BASE (APB2PERIPH_BASE + 0x4000U)
1006 #define TIM10_BASE (APB2PERIPH_BASE + 0x4400U)
1007 #define TIM11_BASE (APB2PERIPH_BASE + 0x4800U)
1008 #define SAI1_BASE (APB2PERIPH_BASE + 0x5800U)
1009 #define SAI1_Block_A_BASE (SAI1_BASE + 0x004U)
1010 #define SAI1_Block_B_BASE (SAI1_BASE + 0x024U)
1011 #define SAI2_BASE (APB2PERIPH_BASE + 0x5C00U)
1012 #define SAI2_Block_A_BASE (SAI2_BASE + 0x004U)
1013 #define SAI2_Block_B_BASE (SAI2_BASE + 0x024U)
1014
1015 /*!< AHB1 peripherals */
1016 #define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000U)
1017 #define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400U)
1018 #define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800U)
1019 #define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00U)
1020 #define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000U)
1021 #define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400U)
1022 #define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800U)
1023 #define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00U)
1024 #define CRC_BASE (AHB1PERIPH_BASE + 0x3000U)
1025 #define RCC_BASE (AHB1PERIPH_BASE + 0x3800U)
1026 #define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00U)
1027 #define DMA1_BASE (AHB1PERIPH_BASE + 0x6000U)
1028 #define DMA1_Stream0_BASE (DMA1_BASE + 0x010U)
1029 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028U)
1030 #define DMA1_Stream2_BASE (DMA1_BASE + 0x040U)
1031 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058U)
1032 #define DMA1_Stream4_BASE (DMA1_BASE + 0x070U)
1033 #define DMA1_Stream5_BASE (DMA1_BASE + 0x088U)
1034 #define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0U)
1035 #define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8U)
1036 #define DMA2_BASE (AHB1PERIPH_BASE + 0x6400U)
1037 #define DMA2_Stream0_BASE (DMA2_BASE + 0x010U)
1038 #define DMA2_Stream1_BASE (DMA2_BASE + 0x028U)
1039 #define DMA2_Stream2_BASE (DMA2_BASE + 0x040U)
1040 #define DMA2_Stream3_BASE (DMA2_BASE + 0x058U)
1041 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070U)
1042 #define DMA2_Stream5_BASE (DMA2_BASE + 0x088U)
1043 #define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0U)
1044 #define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8U)
1045
1046 /*!< AHB2 peripherals */
1047 #define DCMI_BASE (AHB2PERIPH_BASE + 0x50000U)
1048
1049 /*!< FMC Bankx registers base address */
1050 #define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000U)
1051 #define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104U)
1052 #define FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080U)
1053 #define FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140U)
1054
1055
1056 /*!< Debug MCU registers base address */
1057 #define DBGMCU_BASE 0xE0042000U
1058 /*!< USB registers base address */
1059 #define USB_OTG_HS_PERIPH_BASE 0x40040000U
1060 #define USB_OTG_FS_PERIPH_BASE 0x50000000U
1061
1062 #define USB_OTG_GLOBAL_BASE 0x000U
1063 #define USB_OTG_DEVICE_BASE 0x800U
1064 #define USB_OTG_IN_ENDPOINT_BASE 0x900U
1065 #define USB_OTG_OUT_ENDPOINT_BASE 0xB00U
1066 #define USB_OTG_EP_REG_SIZE 0x20U
1067 #define USB_OTG_HOST_BASE 0x400U
1068 #define USB_OTG_HOST_PORT_BASE 0x440U
1069 #define USB_OTG_HOST_CHANNEL_BASE 0x500U
1070 #define USB_OTG_HOST_CHANNEL_SIZE 0x20U
1071 #define USB_OTG_PCGCCTL_BASE 0xE00U
1072 #define USB_OTG_FIFO_BASE 0x1000U
1073 #define USB_OTG_FIFO_SIZE 0x1000U
1074
1075 #define UID_BASE 0x1FFF7A10U /*!< Unique device ID register base address */
1076 #define FLASHSIZE_BASE 0x1FFF7A22U /*!< FLASH Size register base address */
1077 #define PACKAGE_BASE 0x1FFF7BF0U /*!< Package size register base address */
1078 /**
1079 * @}
1080 */
1081
1082 /** @addtogroup Peripheral_declaration
1083 * @{
1084 */
1085 #define TIM2 ((TIM_TypeDef *) TIM2_BASE)
1086 #define TIM3 ((TIM_TypeDef *) TIM3_BASE)
1087 #define TIM4 ((TIM_TypeDef *) TIM4_BASE)
1088 #define TIM5 ((TIM_TypeDef *) TIM5_BASE)
1089 #define TIM6 ((TIM_TypeDef *) TIM6_BASE)
1090 #define TIM7 ((TIM_TypeDef *) TIM7_BASE)
1091 #define TIM12 ((TIM_TypeDef *) TIM12_BASE)
1092 #define TIM13 ((TIM_TypeDef *) TIM13_BASE)
1093 #define TIM14 ((TIM_TypeDef *) TIM14_BASE)
1094 #define RTC ((RTC_TypeDef *) RTC_BASE)
1095 #define WWDG ((WWDG_TypeDef *) WWDG_BASE)
1096 #define IWDG ((IWDG_TypeDef *) IWDG_BASE)
1097 #define SPI2 ((SPI_TypeDef *) SPI2_BASE)
1098 #define SPI3 ((SPI_TypeDef *) SPI3_BASE)
1099 #define SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE)
1100 #define USART2 ((USART_TypeDef *) USART2_BASE)
1101 #define USART3 ((USART_TypeDef *) USART3_BASE)
1102 #define UART4 ((USART_TypeDef *) UART4_BASE)
1103 #define UART5 ((USART_TypeDef *) UART5_BASE)
1104 #define I2C1 ((I2C_TypeDef *) I2C1_BASE)
1105 #define I2C2 ((I2C_TypeDef *) I2C2_BASE)
1106 #define I2C3 ((I2C_TypeDef *) I2C3_BASE)
1107 #define FMPI2C1 ((FMPI2C_TypeDef *) FMPI2C1_BASE)
1108 #define CAN1 ((CAN_TypeDef *) CAN1_BASE)
1109 #define CAN2 ((CAN_TypeDef *) CAN2_BASE)
1110 #define CEC ((CEC_TypeDef *) CEC_BASE)
1111 #define PWR ((PWR_TypeDef *) PWR_BASE)
1112 #define DAC1 ((DAC_TypeDef *) DAC_BASE)
1113 #define DAC ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */
1114 #define TIM1 ((TIM_TypeDef *) TIM1_BASE)
1115 #define TIM8 ((TIM_TypeDef *) TIM8_BASE)
1116 #define USART1 ((USART_TypeDef *) USART1_BASE)
1117 #define USART6 ((USART_TypeDef *) USART6_BASE)
1118 #define ADC1 ((ADC_TypeDef *) ADC1_BASE)
1119 #define ADC2 ((ADC_TypeDef *) ADC2_BASE)
1120 #define ADC3 ((ADC_TypeDef *) ADC3_BASE)
1121 #define ADC123_COMMON ((ADC_Common_TypeDef *) ADC123_COMMON_BASE)
1122 /* Legacy define */
1123 #define ADC ADC123_COMMON
1124 #define SDIO ((SDIO_TypeDef *) SDIO_BASE)
1125 #define SPI1 ((SPI_TypeDef *) SPI1_BASE)
1126 #define SPI4 ((SPI_TypeDef *) SPI4_BASE)
1127 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
1128 #define EXTI ((EXTI_TypeDef *) EXTI_BASE)
1129 #define TIM9 ((TIM_TypeDef *) TIM9_BASE)
1130 #define TIM10 ((TIM_TypeDef *) TIM10_BASE)
1131 #define TIM11 ((TIM_TypeDef *) TIM11_BASE)
1132 #define SAI1 ((SAI_TypeDef *) SAI1_BASE)
1133 #define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)
1134 #define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)
1135 #define SAI2 ((SAI_TypeDef *) SAI2_BASE)
1136 #define SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE)
1137 #define SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE)
1138 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
1139 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
1140 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
1141 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
1142 #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
1143 #define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
1144 #define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
1145 #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
1146 #define CRC ((CRC_TypeDef *) CRC_BASE)
1147 #define RCC ((RCC_TypeDef *) RCC_BASE)
1148 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
1149 #define DMA1 ((DMA_TypeDef *) DMA1_BASE)
1150 #define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
1151 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
1152 #define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
1153 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
1154 #define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
1155 #define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
1156 #define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
1157 #define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
1158 #define DMA2 ((DMA_TypeDef *) DMA2_BASE)
1159 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
1160 #define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
1161 #define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
1162 #define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
1163 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
1164 #define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
1165 #define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
1166 #define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
1167 #define DCMI ((DCMI_TypeDef *) DCMI_BASE)
1168 #define FMC_Bank1 ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)
1169 #define FMC_Bank1E ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)
1170 #define FMC_Bank3 ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)
1171 #define FMC_Bank5_6 ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)
1172 #define QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE)
1173 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
1174 #define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
1175 #define USB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)
1176
1177 /**
1178 * @}
1179 */
1180
1181 /** @addtogroup Exported_constants
1182 * @{
1183 */
1184
1185 /** @addtogroup Peripheral_Registers_Bits_Definition
1186 * @{
1187 */
1188
1189 /******************************************************************************/
1190 /* Peripheral Registers_Bits_Definition */
1191 /******************************************************************************/
1192
1193 /******************************************************************************/
1194 /* */
1195 /* Analog to Digital Converter */
1196 /* */
1197 /******************************************************************************/
1198 /*
1199 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
1200 */
1201 #define ADC_MULTIMODE_SUPPORT /*!<ADC Multimode feature available on specific devices */
1202
1203 /******************** Bit definition for ADC_SR register ********************/
1204 #define ADC_SR_AWD_Pos (0U)
1205 #define ADC_SR_AWD_Msk (0x1U << ADC_SR_AWD_Pos) /*!< 0x00000001 */
1206 #define ADC_SR_AWD ADC_SR_AWD_Msk /*!<Analog watchdog flag */
1207 #define ADC_SR_EOC_Pos (1U)
1208 #define ADC_SR_EOC_Msk (0x1U << ADC_SR_EOC_Pos) /*!< 0x00000002 */
1209 #define ADC_SR_EOC ADC_SR_EOC_Msk /*!<End of conversion */
1210 #define ADC_SR_JEOC_Pos (2U)
1211 #define ADC_SR_JEOC_Msk (0x1U << ADC_SR_JEOC_Pos) /*!< 0x00000004 */
1212 #define ADC_SR_JEOC ADC_SR_JEOC_Msk /*!<Injected channel end of conversion */
1213 #define ADC_SR_JSTRT_Pos (3U)
1214 #define ADC_SR_JSTRT_Msk (0x1U << ADC_SR_JSTRT_Pos) /*!< 0x00000008 */
1215 #define ADC_SR_JSTRT ADC_SR_JSTRT_Msk /*!<Injected channel Start flag */
1216 #define ADC_SR_STRT_Pos (4U)
1217 #define ADC_SR_STRT_Msk (0x1U << ADC_SR_STRT_Pos) /*!< 0x00000010 */
1218 #define ADC_SR_STRT ADC_SR_STRT_Msk /*!<Regular channel Start flag */
1219 #define ADC_SR_OVR_Pos (5U)
1220 #define ADC_SR_OVR_Msk (0x1U << ADC_SR_OVR_Pos) /*!< 0x00000020 */
1221 #define ADC_SR_OVR ADC_SR_OVR_Msk /*!<Overrun flag */
1222
1223 /******************* Bit definition for ADC_CR1 register ********************/
1224 #define ADC_CR1_AWDCH_Pos (0U)
1225 #define ADC_CR1_AWDCH_Msk (0x1FU << ADC_CR1_AWDCH_Pos) /*!< 0x0000001F */
1226 #define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
1227 #define ADC_CR1_AWDCH_0 (0x01U << ADC_CR1_AWDCH_Pos) /*!< 0x00000001 */
1228 #define ADC_CR1_AWDCH_1 (0x02U << ADC_CR1_AWDCH_Pos) /*!< 0x00000002 */
1229 #define ADC_CR1_AWDCH_2 (0x04U << ADC_CR1_AWDCH_Pos) /*!< 0x00000004 */
1230 #define ADC_CR1_AWDCH_3 (0x08U << ADC_CR1_AWDCH_Pos) /*!< 0x00000008 */
1231 #define ADC_CR1_AWDCH_4 (0x10U << ADC_CR1_AWDCH_Pos) /*!< 0x00000010 */
1232 #define ADC_CR1_EOCIE_Pos (5U)
1233 #define ADC_CR1_EOCIE_Msk (0x1U << ADC_CR1_EOCIE_Pos) /*!< 0x00000020 */
1234 #define ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk /*!<Interrupt enable for EOC */
1235 #define ADC_CR1_AWDIE_Pos (6U)
1236 #define ADC_CR1_AWDIE_Msk (0x1U << ADC_CR1_AWDIE_Pos) /*!< 0x00000040 */
1237 #define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk /*!<AAnalog Watchdog interrupt enable */
1238 #define ADC_CR1_JEOCIE_Pos (7U)
1239 #define ADC_CR1_JEOCIE_Msk (0x1U << ADC_CR1_JEOCIE_Pos) /*!< 0x00000080 */
1240 #define ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk /*!<Interrupt enable for injected channels */
1241 #define ADC_CR1_SCAN_Pos (8U)
1242 #define ADC_CR1_SCAN_Msk (0x1U << ADC_CR1_SCAN_Pos) /*!< 0x00000100 */
1243 #define ADC_CR1_SCAN ADC_CR1_SCAN_Msk /*!<Scan mode */
1244 #define ADC_CR1_AWDSGL_Pos (9U)
1245 #define ADC_CR1_AWDSGL_Msk (0x1U << ADC_CR1_AWDSGL_Pos) /*!< 0x00000200 */
1246 #define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk /*!<Enable the watchdog on a single channel in scan mode */
1247 #define ADC_CR1_JAUTO_Pos (10U)
1248 #define ADC_CR1_JAUTO_Msk (0x1U << ADC_CR1_JAUTO_Pos) /*!< 0x00000400 */
1249 #define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk /*!<Automatic injected group conversion */
1250 #define ADC_CR1_DISCEN_Pos (11U)
1251 #define ADC_CR1_DISCEN_Msk (0x1U << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
1252 #define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk /*!<Discontinuous mode on regular channels */
1253 #define ADC_CR1_JDISCEN_Pos (12U)
1254 #define ADC_CR1_JDISCEN_Msk (0x1U << ADC_CR1_JDISCEN_Pos) /*!< 0x00001000 */
1255 #define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk /*!<Discontinuous mode on injected channels */
1256 #define ADC_CR1_DISCNUM_Pos (13U)
1257 #define ADC_CR1_DISCNUM_Msk (0x7U << ADC_CR1_DISCNUM_Pos) /*!< 0x0000E000 */
1258 #define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
1259 #define ADC_CR1_DISCNUM_0 (0x1U << ADC_CR1_DISCNUM_Pos) /*!< 0x00002000 */
1260 #define ADC_CR1_DISCNUM_1 (0x2U << ADC_CR1_DISCNUM_Pos) /*!< 0x00004000 */
1261 #define ADC_CR1_DISCNUM_2 (0x4U << ADC_CR1_DISCNUM_Pos) /*!< 0x00008000 */
1262 #define ADC_CR1_JAWDEN_Pos (22U)
1263 #define ADC_CR1_JAWDEN_Msk (0x1U << ADC_CR1_JAWDEN_Pos) /*!< 0x00400000 */
1264 #define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk /*!<Analog watchdog enable on injected channels */
1265 #define ADC_CR1_AWDEN_Pos (23U)
1266 #define ADC_CR1_AWDEN_Msk (0x1U << ADC_CR1_AWDEN_Pos) /*!< 0x00800000 */
1267 #define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk /*!<Analog watchdog enable on regular channels */
1268 #define ADC_CR1_RES_Pos (24U)
1269 #define ADC_CR1_RES_Msk (0x3U << ADC_CR1_RES_Pos) /*!< 0x03000000 */
1270 #define ADC_CR1_RES ADC_CR1_RES_Msk /*!<RES[2:0] bits (Resolution) */
1271 #define ADC_CR1_RES_0 (0x1U << ADC_CR1_RES_Pos) /*!< 0x01000000 */
1272 #define ADC_CR1_RES_1 (0x2U << ADC_CR1_RES_Pos) /*!< 0x02000000 */
1273 #define ADC_CR1_OVRIE_Pos (26U)
1274 #define ADC_CR1_OVRIE_Msk (0x1U << ADC_CR1_OVRIE_Pos) /*!< 0x04000000 */
1275 #define ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk /*!<overrun interrupt enable */
1276
1277 /******************* Bit definition for ADC_CR2 register ********************/
1278 #define ADC_CR2_ADON_Pos (0U)
1279 #define ADC_CR2_ADON_Msk (0x1U << ADC_CR2_ADON_Pos) /*!< 0x00000001 */
1280 #define ADC_CR2_ADON ADC_CR2_ADON_Msk /*!<A/D Converter ON / OFF */
1281 #define ADC_CR2_CONT_Pos (1U)
1282 #define ADC_CR2_CONT_Msk (0x1U << ADC_CR2_CONT_Pos) /*!< 0x00000002 */
1283 #define ADC_CR2_CONT ADC_CR2_CONT_Msk /*!<Continuous Conversion */
1284 #define ADC_CR2_DMA_Pos (8U)
1285 #define ADC_CR2_DMA_Msk (0x1U << ADC_CR2_DMA_Pos) /*!< 0x00000100 */
1286 #define ADC_CR2_DMA ADC_CR2_DMA_Msk /*!<Direct Memory access mode */
1287 #define ADC_CR2_DDS_Pos (9U)
1288 #define ADC_CR2_DDS_Msk (0x1U << ADC_CR2_DDS_Pos) /*!< 0x00000200 */
1289 #define ADC_CR2_DDS ADC_CR2_DDS_Msk /*!<DMA disable selection (Single ADC) */
1290 #define ADC_CR2_EOCS_Pos (10U)
1291 #define ADC_CR2_EOCS_Msk (0x1U << ADC_CR2_EOCS_Pos) /*!< 0x00000400 */
1292 #define ADC_CR2_EOCS ADC_CR2_EOCS_Msk /*!<End of conversion selection */
1293 #define ADC_CR2_ALIGN_Pos (11U)
1294 #define ADC_CR2_ALIGN_Msk (0x1U << ADC_CR2_ALIGN_Pos) /*!< 0x00000800 */
1295 #define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk /*!<Data Alignment */
1296 #define ADC_CR2_JEXTSEL_Pos (16U)
1297 #define ADC_CR2_JEXTSEL_Msk (0xFU << ADC_CR2_JEXTSEL_Pos) /*!< 0x000F0000 */
1298 #define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk /*!<JEXTSEL[3:0] bits (External event select for injected group) */
1299 #define ADC_CR2_JEXTSEL_0 (0x1U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00010000 */
1300 #define ADC_CR2_JEXTSEL_1 (0x2U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00020000 */
1301 #define ADC_CR2_JEXTSEL_2 (0x4U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00040000 */
1302 #define ADC_CR2_JEXTSEL_3 (0x8U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00080000 */
1303 #define ADC_CR2_JEXTEN_Pos (20U)
1304 #define ADC_CR2_JEXTEN_Msk (0x3U << ADC_CR2_JEXTEN_Pos) /*!< 0x00300000 */
1305 #define ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */
1306 #define ADC_CR2_JEXTEN_0 (0x1U << ADC_CR2_JEXTEN_Pos) /*!< 0x00100000 */
1307 #define ADC_CR2_JEXTEN_1 (0x2U << ADC_CR2_JEXTEN_Pos) /*!< 0x00200000 */
1308 #define ADC_CR2_JSWSTART_Pos (22U)
1309 #define ADC_CR2_JSWSTART_Msk (0x1U << ADC_CR2_JSWSTART_Pos) /*!< 0x00400000 */
1310 #define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk /*!<Start Conversion of injected channels */
1311 #define ADC_CR2_EXTSEL_Pos (24U)
1312 #define ADC_CR2_EXTSEL_Msk (0xFU << ADC_CR2_EXTSEL_Pos) /*!< 0x0F000000 */
1313 #define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk /*!<EXTSEL[3:0] bits (External Event Select for regular group) */
1314 #define ADC_CR2_EXTSEL_0 (0x1U << ADC_CR2_EXTSEL_Pos) /*!< 0x01000000 */
1315 #define ADC_CR2_EXTSEL_1 (0x2U << ADC_CR2_EXTSEL_Pos) /*!< 0x02000000 */
1316 #define ADC_CR2_EXTSEL_2 (0x4U << ADC_CR2_EXTSEL_Pos) /*!< 0x04000000 */
1317 #define ADC_CR2_EXTSEL_3 (0x8U << ADC_CR2_EXTSEL_Pos) /*!< 0x08000000 */
1318 #define ADC_CR2_EXTEN_Pos (28U)
1319 #define ADC_CR2_EXTEN_Msk (0x3U << ADC_CR2_EXTEN_Pos) /*!< 0x30000000 */
1320 #define ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */
1321 #define ADC_CR2_EXTEN_0 (0x1U << ADC_CR2_EXTEN_Pos) /*!< 0x10000000 */
1322 #define ADC_CR2_EXTEN_1 (0x2U << ADC_CR2_EXTEN_Pos) /*!< 0x20000000 */
1323 #define ADC_CR2_SWSTART_Pos (30U)
1324 #define ADC_CR2_SWSTART_Msk (0x1U << ADC_CR2_SWSTART_Pos) /*!< 0x40000000 */
1325 #define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk /*!<Start Conversion of regular channels */
1326
1327 /****************** Bit definition for ADC_SMPR1 register *******************/
1328 #define ADC_SMPR1_SMP10_Pos (0U)
1329 #define ADC_SMPR1_SMP10_Msk (0x7U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000007 */
1330 #define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
1331 #define ADC_SMPR1_SMP10_0 (0x1U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000001 */
1332 #define ADC_SMPR1_SMP10_1 (0x2U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000002 */
1333 #define ADC_SMPR1_SMP10_2 (0x4U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000004 */
1334 #define ADC_SMPR1_SMP11_Pos (3U)
1335 #define ADC_SMPR1_SMP11_Msk (0x7U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000038 */
1336 #define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
1337 #define ADC_SMPR1_SMP11_0 (0x1U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000008 */
1338 #define ADC_SMPR1_SMP11_1 (0x2U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000010 */
1339 #define ADC_SMPR1_SMP11_2 (0x4U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000020 */
1340 #define ADC_SMPR1_SMP12_Pos (6U)
1341 #define ADC_SMPR1_SMP12_Msk (0x7U << ADC_SMPR1_SMP12_Pos) /*!< 0x000001C0 */
1342 #define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
1343 #define ADC_SMPR1_SMP12_0 (0x1U << ADC_SMPR1_SMP12_Pos) /*!< 0x00000040 */
1344 #define ADC_SMPR1_SMP12_1 (0x2U << ADC_SMPR1_SMP12_Pos) /*!< 0x00000080 */
1345 #define ADC_SMPR1_SMP12_2 (0x4U << ADC_SMPR1_SMP12_Pos) /*!< 0x00000100 */
1346 #define ADC_SMPR1_SMP13_Pos (9U)
1347 #define ADC_SMPR1_SMP13_Msk (0x7U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000E00 */
1348 #define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
1349 #define ADC_SMPR1_SMP13_0 (0x1U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000200 */
1350 #define ADC_SMPR1_SMP13_1 (0x2U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000400 */
1351 #define ADC_SMPR1_SMP13_2 (0x4U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000800 */
1352 #define ADC_SMPR1_SMP14_Pos (12U)
1353 #define ADC_SMPR1_SMP14_Msk (0x7U << ADC_SMPR1_SMP14_Pos) /*!< 0x00007000 */
1354 #define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
1355 #define ADC_SMPR1_SMP14_0 (0x1U << ADC_SMPR1_SMP14_Pos) /*!< 0x00001000 */
1356 #define ADC_SMPR1_SMP14_1 (0x2U << ADC_SMPR1_SMP14_Pos) /*!< 0x00002000 */
1357 #define ADC_SMPR1_SMP14_2 (0x4U << ADC_SMPR1_SMP14_Pos) /*!< 0x00004000 */
1358 #define ADC_SMPR1_SMP15_Pos (15U)
1359 #define ADC_SMPR1_SMP15_Msk (0x7U << ADC_SMPR1_SMP15_Pos) /*!< 0x00038000 */
1360 #define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
1361 #define ADC_SMPR1_SMP15_0 (0x1U << ADC_SMPR1_SMP15_Pos) /*!< 0x00008000 */
1362 #define ADC_SMPR1_SMP15_1 (0x2U << ADC_SMPR1_SMP15_Pos) /*!< 0x00010000 */
1363 #define ADC_SMPR1_SMP15_2 (0x4U << ADC_SMPR1_SMP15_Pos) /*!< 0x00020000 */
1364 #define ADC_SMPR1_SMP16_Pos (18U)
1365 #define ADC_SMPR1_SMP16_Msk (0x7U << ADC_SMPR1_SMP16_Pos) /*!< 0x001C0000 */
1366 #define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
1367 #define ADC_SMPR1_SMP16_0 (0x1U << ADC_SMPR1_SMP16_Pos) /*!< 0x00040000 */
1368 #define ADC_SMPR1_SMP16_1 (0x2U << ADC_SMPR1_SMP16_Pos) /*!< 0x00080000 */
1369 #define ADC_SMPR1_SMP16_2 (0x4U << ADC_SMPR1_SMP16_Pos) /*!< 0x00100000 */
1370 #define ADC_SMPR1_SMP17_Pos (21U)
1371 #define ADC_SMPR1_SMP17_Msk (0x7U << ADC_SMPR1_SMP17_Pos) /*!< 0x00E00000 */
1372 #define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
1373 #define ADC_SMPR1_SMP17_0 (0x1U << ADC_SMPR1_SMP17_Pos) /*!< 0x00200000 */
1374 #define ADC_SMPR1_SMP17_1 (0x2U << ADC_SMPR1_SMP17_Pos) /*!< 0x00400000 */
1375 #define ADC_SMPR1_SMP17_2 (0x4U << ADC_SMPR1_SMP17_Pos) /*!< 0x00800000 */
1376 #define ADC_SMPR1_SMP18_Pos (24U)
1377 #define ADC_SMPR1_SMP18_Msk (0x7U << ADC_SMPR1_SMP18_Pos) /*!< 0x07000000 */
1378 #define ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */
1379 #define ADC_SMPR1_SMP18_0 (0x1U << ADC_SMPR1_SMP18_Pos) /*!< 0x01000000 */
1380 #define ADC_SMPR1_SMP18_1 (0x2U << ADC_SMPR1_SMP18_Pos) /*!< 0x02000000 */
1381 #define ADC_SMPR1_SMP18_2 (0x4U << ADC_SMPR1_SMP18_Pos) /*!< 0x04000000 */
1382
1383 /****************** Bit definition for ADC_SMPR2 register *******************/
1384 #define ADC_SMPR2_SMP0_Pos (0U)
1385 #define ADC_SMPR2_SMP0_Msk (0x7U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000007 */
1386 #define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
1387 #define ADC_SMPR2_SMP0_0 (0x1U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000001 */
1388 #define ADC_SMPR2_SMP0_1 (0x2U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000002 */
1389 #define ADC_SMPR2_SMP0_2 (0x4U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000004 */
1390 #define ADC_SMPR2_SMP1_Pos (3U)
1391 #define ADC_SMPR2_SMP1_Msk (0x7U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000038 */
1392 #define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
1393 #define ADC_SMPR2_SMP1_0 (0x1U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000008 */
1394 #define ADC_SMPR2_SMP1_1 (0x2U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000010 */
1395 #define ADC_SMPR2_SMP1_2 (0x4U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000020 */
1396 #define ADC_SMPR2_SMP2_Pos (6U)
1397 #define ADC_SMPR2_SMP2_Msk (0x7U << ADC_SMPR2_SMP2_Pos) /*!< 0x000001C0 */
1398 #define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
1399 #define ADC_SMPR2_SMP2_0 (0x1U << ADC_SMPR2_SMP2_Pos) /*!< 0x00000040 */
1400 #define ADC_SMPR2_SMP2_1 (0x2U << ADC_SMPR2_SMP2_Pos) /*!< 0x00000080 */
1401 #define ADC_SMPR2_SMP2_2 (0x4U << ADC_SMPR2_SMP2_Pos) /*!< 0x00000100 */
1402 #define ADC_SMPR2_SMP3_Pos (9U)
1403 #define ADC_SMPR2_SMP3_Msk (0x7U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000E00 */
1404 #define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
1405 #define ADC_SMPR2_SMP3_0 (0x1U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000200 */
1406 #define ADC_SMPR2_SMP3_1 (0x2U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000400 */
1407 #define ADC_SMPR2_SMP3_2 (0x4U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000800 */
1408 #define ADC_SMPR2_SMP4_Pos (12U)
1409 #define ADC_SMPR2_SMP4_Msk (0x7U << ADC_SMPR2_SMP4_Pos) /*!< 0x00007000 */
1410 #define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
1411 #define ADC_SMPR2_SMP4_0 (0x1U << ADC_SMPR2_SMP4_Pos) /*!< 0x00001000 */
1412 #define ADC_SMPR2_SMP4_1 (0x2U << ADC_SMPR2_SMP4_Pos) /*!< 0x00002000 */
1413 #define ADC_SMPR2_SMP4_2 (0x4U << ADC_SMPR2_SMP4_Pos) /*!< 0x00004000 */
1414 #define ADC_SMPR2_SMP5_Pos (15U)
1415 #define ADC_SMPR2_SMP5_Msk (0x7U << ADC_SMPR2_SMP5_Pos) /*!< 0x00038000 */
1416 #define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
1417 #define ADC_SMPR2_SMP5_0 (0x1U << ADC_SMPR2_SMP5_Pos) /*!< 0x00008000 */
1418 #define ADC_SMPR2_SMP5_1 (0x2U << ADC_SMPR2_SMP5_Pos) /*!< 0x00010000 */
1419 #define ADC_SMPR2_SMP5_2 (0x4U << ADC_SMPR2_SMP5_Pos) /*!< 0x00020000 */
1420 #define ADC_SMPR2_SMP6_Pos (18U)
1421 #define ADC_SMPR2_SMP6_Msk (0x7U << ADC_SMPR2_SMP6_Pos) /*!< 0x001C0000 */
1422 #define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
1423 #define ADC_SMPR2_SMP6_0 (0x1U << ADC_SMPR2_SMP6_Pos) /*!< 0x00040000 */
1424 #define ADC_SMPR2_SMP6_1 (0x2U << ADC_SMPR2_SMP6_Pos) /*!< 0x00080000 */
1425 #define ADC_SMPR2_SMP6_2 (0x4U << ADC_SMPR2_SMP6_Pos) /*!< 0x00100000 */
1426 #define ADC_SMPR2_SMP7_Pos (21U)
1427 #define ADC_SMPR2_SMP7_Msk (0x7U << ADC_SMPR2_SMP7_Pos) /*!< 0x00E00000 */
1428 #define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
1429 #define ADC_SMPR2_SMP7_0 (0x1U << ADC_SMPR2_SMP7_Pos) /*!< 0x00200000 */
1430 #define ADC_SMPR2_SMP7_1 (0x2U << ADC_SMPR2_SMP7_Pos) /*!< 0x00400000 */
1431 #define ADC_SMPR2_SMP7_2 (0x4U << ADC_SMPR2_SMP7_Pos) /*!< 0x00800000 */
1432 #define ADC_SMPR2_SMP8_Pos (24U)
1433 #define ADC_SMPR2_SMP8_Msk (0x7U << ADC_SMPR2_SMP8_Pos) /*!< 0x07000000 */
1434 #define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
1435 #define ADC_SMPR2_SMP8_0 (0x1U << ADC_SMPR2_SMP8_Pos) /*!< 0x01000000 */
1436 #define ADC_SMPR2_SMP8_1 (0x2U << ADC_SMPR2_SMP8_Pos) /*!< 0x02000000 */
1437 #define ADC_SMPR2_SMP8_2 (0x4U << ADC_SMPR2_SMP8_Pos) /*!< 0x04000000 */
1438 #define ADC_SMPR2_SMP9_Pos (27U)
1439 #define ADC_SMPR2_SMP9_Msk (0x7U << ADC_SMPR2_SMP9_Pos) /*!< 0x38000000 */
1440 #define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
1441 #define ADC_SMPR2_SMP9_0 (0x1U << ADC_SMPR2_SMP9_Pos) /*!< 0x08000000 */
1442 #define ADC_SMPR2_SMP9_1 (0x2U << ADC_SMPR2_SMP9_Pos) /*!< 0x10000000 */
1443 #define ADC_SMPR2_SMP9_2 (0x4U << ADC_SMPR2_SMP9_Pos) /*!< 0x20000000 */
1444
1445 /****************** Bit definition for ADC_JOFR1 register *******************/
1446 #define ADC_JOFR1_JOFFSET1_Pos (0U)
1447 #define ADC_JOFR1_JOFFSET1_Msk (0xFFFU << ADC_JOFR1_JOFFSET1_Pos) /*!< 0x00000FFF */
1448 #define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk /*!<Data offset for injected channel 1 */
1449
1450 /****************** Bit definition for ADC_JOFR2 register *******************/
1451 #define ADC_JOFR2_JOFFSET2_Pos (0U)
1452 #define ADC_JOFR2_JOFFSET2_Msk (0xFFFU << ADC_JOFR2_JOFFSET2_Pos) /*!< 0x00000FFF */
1453 #define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk /*!<Data offset for injected channel 2 */
1454
1455 /****************** Bit definition for ADC_JOFR3 register *******************/
1456 #define ADC_JOFR3_JOFFSET3_Pos (0U)
1457 #define ADC_JOFR3_JOFFSET3_Msk (0xFFFU << ADC_JOFR3_JOFFSET3_Pos) /*!< 0x00000FFF */
1458 #define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk /*!<Data offset for injected channel 3 */
1459
1460 /****************** Bit definition for ADC_JOFR4 register *******************/
1461 #define ADC_JOFR4_JOFFSET4_Pos (0U)
1462 #define ADC_JOFR4_JOFFSET4_Msk (0xFFFU << ADC_JOFR4_JOFFSET4_Pos) /*!< 0x00000FFF */
1463 #define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk /*!<Data offset for injected channel 4 */
1464
1465 /******************* Bit definition for ADC_HTR register ********************/
1466 #define ADC_HTR_HT_Pos (0U)
1467 #define ADC_HTR_HT_Msk (0xFFFU << ADC_HTR_HT_Pos) /*!< 0x00000FFF */
1468 #define ADC_HTR_HT ADC_HTR_HT_Msk /*!<Analog watchdog high threshold */
1469
1470 /******************* Bit definition for ADC_LTR register ********************/
1471 #define ADC_LTR_LT_Pos (0U)
1472 #define ADC_LTR_LT_Msk (0xFFFU << ADC_LTR_LT_Pos) /*!< 0x00000FFF */
1473 #define ADC_LTR_LT ADC_LTR_LT_Msk /*!<Analog watchdog low threshold */
1474
1475 /******************* Bit definition for ADC_SQR1 register *******************/
1476 #define ADC_SQR1_SQ13_Pos (0U)
1477 #define ADC_SQR1_SQ13_Msk (0x1FU << ADC_SQR1_SQ13_Pos) /*!< 0x0000001F */
1478 #define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
1479 #define ADC_SQR1_SQ13_0 (0x01U << ADC_SQR1_SQ13_Pos) /*!< 0x00000001 */
1480 #define ADC_SQR1_SQ13_1 (0x02U << ADC_SQR1_SQ13_Pos) /*!< 0x00000002 */
1481 #define ADC_SQR1_SQ13_2 (0x04U << ADC_SQR1_SQ13_Pos) /*!< 0x00000004 */
1482 #define ADC_SQR1_SQ13_3 (0x08U << ADC_SQR1_SQ13_Pos) /*!< 0x00000008 */
1483 #define ADC_SQR1_SQ13_4 (0x10U << ADC_SQR1_SQ13_Pos) /*!< 0x00000010 */
1484 #define ADC_SQR1_SQ14_Pos (5U)
1485 #define ADC_SQR1_SQ14_Msk (0x1FU << ADC_SQR1_SQ14_Pos) /*!< 0x000003E0 */
1486 #define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
1487 #define ADC_SQR1_SQ14_0 (0x01U << ADC_SQR1_SQ14_Pos) /*!< 0x00000020 */
1488 #define ADC_SQR1_SQ14_1 (0x02U << ADC_SQR1_SQ14_Pos) /*!< 0x00000040 */
1489 #define ADC_SQR1_SQ14_2 (0x04U << ADC_SQR1_SQ14_Pos) /*!< 0x00000080 */
1490 #define ADC_SQR1_SQ14_3 (0x08U << ADC_SQR1_SQ14_Pos) /*!< 0x00000100 */
1491 #define ADC_SQR1_SQ14_4 (0x10U << ADC_SQR1_SQ14_Pos) /*!< 0x00000200 */
1492 #define ADC_SQR1_SQ15_Pos (10U)
1493 #define ADC_SQR1_SQ15_Msk (0x1FU << ADC_SQR1_SQ15_Pos) /*!< 0x00007C00 */
1494 #define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
1495 #define ADC_SQR1_SQ15_0 (0x01U << ADC_SQR1_SQ15_Pos) /*!< 0x00000400 */
1496 #define ADC_SQR1_SQ15_1 (0x02U << ADC_SQR1_SQ15_Pos) /*!< 0x00000800 */
1497 #define ADC_SQR1_SQ15_2 (0x04U << ADC_SQR1_SQ15_Pos) /*!< 0x00001000 */
1498 #define ADC_SQR1_SQ15_3 (0x08U << ADC_SQR1_SQ15_Pos) /*!< 0x00002000 */
1499 #define ADC_SQR1_SQ15_4 (0x10U << ADC_SQR1_SQ15_Pos) /*!< 0x00004000 */
1500 #define ADC_SQR1_SQ16_Pos (15U)
1501 #define ADC_SQR1_SQ16_Msk (0x1FU << ADC_SQR1_SQ16_Pos) /*!< 0x000F8000 */
1502 #define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
1503 #define ADC_SQR1_SQ16_0 (0x01U << ADC_SQR1_SQ16_Pos) /*!< 0x00008000 */
1504 #define ADC_SQR1_SQ16_1 (0x02U << ADC_SQR1_SQ16_Pos) /*!< 0x00010000 */
1505 #define ADC_SQR1_SQ16_2 (0x04U << ADC_SQR1_SQ16_Pos) /*!< 0x00020000 */
1506 #define ADC_SQR1_SQ16_3 (0x08U << ADC_SQR1_SQ16_Pos) /*!< 0x00040000 */
1507 #define ADC_SQR1_SQ16_4 (0x10U << ADC_SQR1_SQ16_Pos) /*!< 0x00080000 */
1508 #define ADC_SQR1_L_Pos (20U)
1509 #define ADC_SQR1_L_Msk (0xFU << ADC_SQR1_L_Pos) /*!< 0x00F00000 */
1510 #define ADC_SQR1_L ADC_SQR1_L_Msk /*!<L[3:0] bits (Regular channel sequence length) */
1511 #define ADC_SQR1_L_0 (0x1U << ADC_SQR1_L_Pos) /*!< 0x00100000 */
1512 #define ADC_SQR1_L_1 (0x2U << ADC_SQR1_L_Pos) /*!< 0x00200000 */
1513 #define ADC_SQR1_L_2 (0x4U << ADC_SQR1_L_Pos) /*!< 0x00400000 */
1514 #define ADC_SQR1_L_3 (0x8U << ADC_SQR1_L_Pos) /*!< 0x00800000 */
1515
1516 /******************* Bit definition for ADC_SQR2 register *******************/
1517 #define ADC_SQR2_SQ7_Pos (0U)
1518 #define ADC_SQR2_SQ7_Msk (0x1FU << ADC_SQR2_SQ7_Pos) /*!< 0x0000001F */
1519 #define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
1520 #define ADC_SQR2_SQ7_0 (0x01U << ADC_SQR2_SQ7_Pos) /*!< 0x00000001 */
1521 #define ADC_SQR2_SQ7_1 (0x02U << ADC_SQR2_SQ7_Pos) /*!< 0x00000002 */
1522 #define ADC_SQR2_SQ7_2 (0x04U << ADC_SQR2_SQ7_Pos) /*!< 0x00000004 */
1523 #define ADC_SQR2_SQ7_3 (0x08U << ADC_SQR2_SQ7_Pos) /*!< 0x00000008 */
1524 #define ADC_SQR2_SQ7_4 (0x10U << ADC_SQR2_SQ7_Pos) /*!< 0x00000010 */
1525 #define ADC_SQR2_SQ8_Pos (5U)
1526 #define ADC_SQR2_SQ8_Msk (0x1FU << ADC_SQR2_SQ8_Pos) /*!< 0x000003E0 */
1527 #define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
1528 #define ADC_SQR2_SQ8_0 (0x01U << ADC_SQR2_SQ8_Pos) /*!< 0x00000020 */
1529 #define ADC_SQR2_SQ8_1 (0x02U << ADC_SQR2_SQ8_Pos) /*!< 0x00000040 */
1530 #define ADC_SQR2_SQ8_2 (0x04U << ADC_SQR2_SQ8_Pos) /*!< 0x00000080 */
1531 #define ADC_SQR2_SQ8_3 (0x08U << ADC_SQR2_SQ8_Pos) /*!< 0x00000100 */
1532 #define ADC_SQR2_SQ8_4 (0x10U << ADC_SQR2_SQ8_Pos) /*!< 0x00000200 */
1533 #define ADC_SQR2_SQ9_Pos (10U)
1534 #define ADC_SQR2_SQ9_Msk (0x1FU << ADC_SQR2_SQ9_Pos) /*!< 0x00007C00 */
1535 #define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
1536 #define ADC_SQR2_SQ9_0 (0x01U << ADC_SQR2_SQ9_Pos) /*!< 0x00000400 */
1537 #define ADC_SQR2_SQ9_1 (0x02U << ADC_SQR2_SQ9_Pos) /*!< 0x00000800 */
1538 #define ADC_SQR2_SQ9_2 (0x04U << ADC_SQR2_SQ9_Pos) /*!< 0x00001000 */
1539 #define ADC_SQR2_SQ9_3 (0x08U << ADC_SQR2_SQ9_Pos) /*!< 0x00002000 */
1540 #define ADC_SQR2_SQ9_4 (0x10U << ADC_SQR2_SQ9_Pos) /*!< 0x00004000 */
1541 #define ADC_SQR2_SQ10_Pos (15U)
1542 #define ADC_SQR2_SQ10_Msk (0x1FU << ADC_SQR2_SQ10_Pos) /*!< 0x000F8000 */
1543 #define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
1544 #define ADC_SQR2_SQ10_0 (0x01U << ADC_SQR2_SQ10_Pos) /*!< 0x00008000 */
1545 #define ADC_SQR2_SQ10_1 (0x02U << ADC_SQR2_SQ10_Pos) /*!< 0x00010000 */
1546 #define ADC_SQR2_SQ10_2 (0x04U << ADC_SQR2_SQ10_Pos) /*!< 0x00020000 */
1547 #define ADC_SQR2_SQ10_3 (0x08U << ADC_SQR2_SQ10_Pos) /*!< 0x00040000 */
1548 #define ADC_SQR2_SQ10_4 (0x10U << ADC_SQR2_SQ10_Pos) /*!< 0x00080000 */
1549 #define ADC_SQR2_SQ11_Pos (20U)
1550 #define ADC_SQR2_SQ11_Msk (0x1FU << ADC_SQR2_SQ11_Pos) /*!< 0x01F00000 */
1551 #define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
1552 #define ADC_SQR2_SQ11_0 (0x01U << ADC_SQR2_SQ11_Pos) /*!< 0x00100000 */
1553 #define ADC_SQR2_SQ11_1 (0x02U << ADC_SQR2_SQ11_Pos) /*!< 0x00200000 */
1554 #define ADC_SQR2_SQ11_2 (0x04U << ADC_SQR2_SQ11_Pos) /*!< 0x00400000 */
1555 #define ADC_SQR2_SQ11_3 (0x08U << ADC_SQR2_SQ11_Pos) /*!< 0x00800000 */
1556 #define ADC_SQR2_SQ11_4 (0x10U << ADC_SQR2_SQ11_Pos) /*!< 0x01000000 */
1557 #define ADC_SQR2_SQ12_Pos (25U)
1558 #define ADC_SQR2_SQ12_Msk (0x1FU << ADC_SQR2_SQ12_Pos) /*!< 0x3E000000 */
1559 #define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
1560 #define ADC_SQR2_SQ12_0 (0x01U << ADC_SQR2_SQ12_Pos) /*!< 0x02000000 */
1561 #define ADC_SQR2_SQ12_1 (0x02U << ADC_SQR2_SQ12_Pos) /*!< 0x04000000 */
1562 #define ADC_SQR2_SQ12_2 (0x04U << ADC_SQR2_SQ12_Pos) /*!< 0x08000000 */
1563 #define ADC_SQR2_SQ12_3 (0x08U << ADC_SQR2_SQ12_Pos) /*!< 0x10000000 */
1564 #define ADC_SQR2_SQ12_4 (0x10U << ADC_SQR2_SQ12_Pos) /*!< 0x20000000 */
1565
1566 /******************* Bit definition for ADC_SQR3 register *******************/
1567 #define ADC_SQR3_SQ1_Pos (0U)
1568 #define ADC_SQR3_SQ1_Msk (0x1FU << ADC_SQR3_SQ1_Pos) /*!< 0x0000001F */
1569 #define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
1570 #define ADC_SQR3_SQ1_0 (0x01U << ADC_SQR3_SQ1_Pos) /*!< 0x00000001 */
1571 #define ADC_SQR3_SQ1_1 (0x02U << ADC_SQR3_SQ1_Pos) /*!< 0x00000002 */
1572 #define ADC_SQR3_SQ1_2 (0x04U << ADC_SQR3_SQ1_Pos) /*!< 0x00000004 */
1573 #define ADC_SQR3_SQ1_3 (0x08U << ADC_SQR3_SQ1_Pos) /*!< 0x00000008 */
1574 #define ADC_SQR3_SQ1_4 (0x10U << ADC_SQR3_SQ1_Pos) /*!< 0x00000010 */
1575 #define ADC_SQR3_SQ2_Pos (5U)
1576 #define ADC_SQR3_SQ2_Msk (0x1FU << ADC_SQR3_SQ2_Pos) /*!< 0x000003E0 */
1577 #define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
1578 #define ADC_SQR3_SQ2_0 (0x01U << ADC_SQR3_SQ2_Pos) /*!< 0x00000020 */
1579 #define ADC_SQR3_SQ2_1 (0x02U << ADC_SQR3_SQ2_Pos) /*!< 0x00000040 */
1580 #define ADC_SQR3_SQ2_2 (0x04U << ADC_SQR3_SQ2_Pos) /*!< 0x00000080 */
1581 #define ADC_SQR3_SQ2_3 (0x08U << ADC_SQR3_SQ2_Pos) /*!< 0x00000100 */
1582 #define ADC_SQR3_SQ2_4 (0x10U << ADC_SQR3_SQ2_Pos) /*!< 0x00000200 */
1583 #define ADC_SQR3_SQ3_Pos (10U)
1584 #define ADC_SQR3_SQ3_Msk (0x1FU << ADC_SQR3_SQ3_Pos) /*!< 0x00007C00 */
1585 #define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
1586 #define ADC_SQR3_SQ3_0 (0x01U << ADC_SQR3_SQ3_Pos) /*!< 0x00000400 */
1587 #define ADC_SQR3_SQ3_1 (0x02U << ADC_SQR3_SQ3_Pos) /*!< 0x00000800 */
1588 #define ADC_SQR3_SQ3_2 (0x04U << ADC_SQR3_SQ3_Pos) /*!< 0x00001000 */
1589 #define ADC_SQR3_SQ3_3 (0x08U << ADC_SQR3_SQ3_Pos) /*!< 0x00002000 */
1590 #define ADC_SQR3_SQ3_4 (0x10U << ADC_SQR3_SQ3_Pos) /*!< 0x00004000 */
1591 #define ADC_SQR3_SQ4_Pos (15U)
1592 #define ADC_SQR3_SQ4_Msk (0x1FU << ADC_SQR3_SQ4_Pos) /*!< 0x000F8000 */
1593 #define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
1594 #define ADC_SQR3_SQ4_0 (0x01U << ADC_SQR3_SQ4_Pos) /*!< 0x00008000 */
1595 #define ADC_SQR3_SQ4_1 (0x02U << ADC_SQR3_SQ4_Pos) /*!< 0x00010000 */
1596 #define ADC_SQR3_SQ4_2 (0x04U << ADC_SQR3_SQ4_Pos) /*!< 0x00020000 */
1597 #define ADC_SQR3_SQ4_3 (0x08U << ADC_SQR3_SQ4_Pos) /*!< 0x00040000 */
1598 #define ADC_SQR3_SQ4_4 (0x10U << ADC_SQR3_SQ4_Pos) /*!< 0x00080000 */
1599 #define ADC_SQR3_SQ5_Pos (20U)
1600 #define ADC_SQR3_SQ5_Msk (0x1FU << ADC_SQR3_SQ5_Pos) /*!< 0x01F00000 */
1601 #define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
1602 #define ADC_SQR3_SQ5_0 (0x01U << ADC_SQR3_SQ5_Pos) /*!< 0x00100000 */
1603 #define ADC_SQR3_SQ5_1 (0x02U << ADC_SQR3_SQ5_Pos) /*!< 0x00200000 */
1604 #define ADC_SQR3_SQ5_2 (0x04U << ADC_SQR3_SQ5_Pos) /*!< 0x00400000 */
1605 #define ADC_SQR3_SQ5_3 (0x08U << ADC_SQR3_SQ5_Pos) /*!< 0x00800000 */
1606 #define ADC_SQR3_SQ5_4 (0x10U << ADC_SQR3_SQ5_Pos) /*!< 0x01000000 */
1607 #define ADC_SQR3_SQ6_Pos (25U)
1608 #define ADC_SQR3_SQ6_Msk (0x1FU << ADC_SQR3_SQ6_Pos) /*!< 0x3E000000 */
1609 #define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
1610 #define ADC_SQR3_SQ6_0 (0x01U << ADC_SQR3_SQ6_Pos) /*!< 0x02000000 */
1611 #define ADC_SQR3_SQ6_1 (0x02U << ADC_SQR3_SQ6_Pos) /*!< 0x04000000 */
1612 #define ADC_SQR3_SQ6_2 (0x04U << ADC_SQR3_SQ6_Pos) /*!< 0x08000000 */
1613 #define ADC_SQR3_SQ6_3 (0x08U << ADC_SQR3_SQ6_Pos) /*!< 0x10000000 */
1614 #define ADC_SQR3_SQ6_4 (0x10U << ADC_SQR3_SQ6_Pos) /*!< 0x20000000 */
1615
1616 /******************* Bit definition for ADC_JSQR register *******************/
1617 #define ADC_JSQR_JSQ1_Pos (0U)
1618 #define ADC_JSQR_JSQ1_Msk (0x1FU << ADC_JSQR_JSQ1_Pos) /*!< 0x0000001F */
1619 #define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */
1620 #define ADC_JSQR_JSQ1_0 (0x01U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000001 */
1621 #define ADC_JSQR_JSQ1_1 (0x02U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000002 */
1622 #define ADC_JSQR_JSQ1_2 (0x04U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000004 */
1623 #define ADC_JSQR_JSQ1_3 (0x08U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000008 */
1624 #define ADC_JSQR_JSQ1_4 (0x10U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000010 */
1625 #define ADC_JSQR_JSQ2_Pos (5U)
1626 #define ADC_JSQR_JSQ2_Msk (0x1FU << ADC_JSQR_JSQ2_Pos) /*!< 0x000003E0 */
1627 #define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
1628 #define ADC_JSQR_JSQ2_0 (0x01U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000020 */
1629 #define ADC_JSQR_JSQ2_1 (0x02U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000040 */
1630 #define ADC_JSQR_JSQ2_2 (0x04U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000080 */
1631 #define ADC_JSQR_JSQ2_3 (0x08U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000100 */
1632 #define ADC_JSQR_JSQ2_4 (0x10U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000200 */
1633 #define ADC_JSQR_JSQ3_Pos (10U)
1634 #define ADC_JSQR_JSQ3_Msk (0x1FU << ADC_JSQR_JSQ3_Pos) /*!< 0x00007C00 */
1635 #define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
1636 #define ADC_JSQR_JSQ3_0 (0x01U << ADC_JSQR_JSQ3_Pos) /*!< 0x00000400 */
1637 #define ADC_JSQR_JSQ3_1 (0x02U << ADC_JSQR_JSQ3_Pos) /*!< 0x00000800 */
1638 #define ADC_JSQR_JSQ3_2 (0x04U << ADC_JSQR_JSQ3_Pos) /*!< 0x00001000 */
1639 #define ADC_JSQR_JSQ3_3 (0x08U << ADC_JSQR_JSQ3_Pos) /*!< 0x00002000 */
1640 #define ADC_JSQR_JSQ3_4 (0x10U << ADC_JSQR_JSQ3_Pos) /*!< 0x00004000 */
1641 #define ADC_JSQR_JSQ4_Pos (15U)
1642 #define ADC_JSQR_JSQ4_Msk (0x1FU << ADC_JSQR_JSQ4_Pos) /*!< 0x000F8000 */
1643 #define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
1644 #define ADC_JSQR_JSQ4_0 (0x01U << ADC_JSQR_JSQ4_Pos) /*!< 0x00008000 */
1645 #define ADC_JSQR_JSQ4_1 (0x02U << ADC_JSQR_JSQ4_Pos) /*!< 0x00010000 */
1646 #define ADC_JSQR_JSQ4_2 (0x04U << ADC_JSQR_JSQ4_Pos) /*!< 0x00020000 */
1647 #define ADC_JSQR_JSQ4_3 (0x08U << ADC_JSQR_JSQ4_Pos) /*!< 0x00040000 */
1648 #define ADC_JSQR_JSQ4_4 (0x10U << ADC_JSQR_JSQ4_Pos) /*!< 0x00080000 */
1649 #define ADC_JSQR_JL_Pos (20U)
1650 #define ADC_JSQR_JL_Msk (0x3U << ADC_JSQR_JL_Pos) /*!< 0x00300000 */
1651 #define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!<JL[1:0] bits (Injected Sequence length) */
1652 #define ADC_JSQR_JL_0 (0x1U << ADC_JSQR_JL_Pos) /*!< 0x00100000 */
1653 #define ADC_JSQR_JL_1 (0x2U << ADC_JSQR_JL_Pos) /*!< 0x00200000 */
1654
1655 /******************* Bit definition for ADC_JDR1 register *******************/
1656 #define ADC_JDR1_JDATA_Pos (0U)
1657 #define ADC_JDR1_JDATA_Msk (0xFFFFU << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */
1658 #define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!<Injected data */
1659
1660 /******************* Bit definition for ADC_JDR2 register *******************/
1661 #define ADC_JDR2_JDATA_Pos (0U)
1662 #define ADC_JDR2_JDATA_Msk (0xFFFFU << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */
1663 #define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!<Injected data */
1664
1665 /******************* Bit definition for ADC_JDR3 register *******************/
1666 #define ADC_JDR3_JDATA_Pos (0U)
1667 #define ADC_JDR3_JDATA_Msk (0xFFFFU << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */
1668 #define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!<Injected data */
1669
1670 /******************* Bit definition for ADC_JDR4 register *******************/
1671 #define ADC_JDR4_JDATA_Pos (0U)
1672 #define ADC_JDR4_JDATA_Msk (0xFFFFU << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */
1673 #define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!<Injected data */
1674
1675 /******************** Bit definition for ADC_DR register ********************/
1676 #define ADC_DR_DATA_Pos (0U)
1677 #define ADC_DR_DATA_Msk (0xFFFFU << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */
1678 #define ADC_DR_DATA ADC_DR_DATA_Msk /*!<Regular data */
1679 #define ADC_DR_ADC2DATA_Pos (16U)
1680 #define ADC_DR_ADC2DATA_Msk (0xFFFFU << ADC_DR_ADC2DATA_Pos) /*!< 0xFFFF0000 */
1681 #define ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk /*!<ADC2 data */
1682
1683 /******************* Bit definition for ADC_CSR register ********************/
1684 #define ADC_CSR_AWD1_Pos (0U)
1685 #define ADC_CSR_AWD1_Msk (0x1U << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
1686 #define ADC_CSR_AWD1 ADC_CSR_AWD1_Msk /*!<ADC1 Analog watchdog flag */
1687 #define ADC_CSR_EOC1_Pos (1U)
1688 #define ADC_CSR_EOC1_Msk (0x1U << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
1689 #define ADC_CSR_EOC1 ADC_CSR_EOC1_Msk /*!<ADC1 End of conversion */
1690 #define ADC_CSR_JEOC1_Pos (2U)
1691 #define ADC_CSR_JEOC1_Msk (0x1U << ADC_CSR_JEOC1_Pos) /*!< 0x00000004 */
1692 #define ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk /*!<ADC1 Injected channel end of conversion */
1693 #define ADC_CSR_JSTRT1_Pos (3U)
1694 #define ADC_CSR_JSTRT1_Msk (0x1U << ADC_CSR_JSTRT1_Pos) /*!< 0x00000008 */
1695 #define ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk /*!<ADC1 Injected channel Start flag */
1696 #define ADC_CSR_STRT1_Pos (4U)
1697 #define ADC_CSR_STRT1_Msk (0x1U << ADC_CSR_STRT1_Pos) /*!< 0x00000010 */
1698 #define ADC_CSR_STRT1 ADC_CSR_STRT1_Msk /*!<ADC1 Regular channel Start flag */
1699 #define ADC_CSR_OVR1_Pos (5U)
1700 #define ADC_CSR_OVR1_Msk (0x1U << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
1701 #define ADC_CSR_OVR1 ADC_CSR_OVR1_Msk /*!<ADC1 DMA overrun flag */
1702 #define ADC_CSR_AWD2_Pos (8U)
1703 #define ADC_CSR_AWD2_Msk (0x1U << ADC_CSR_AWD2_Pos) /*!< 0x00000100 */
1704 #define ADC_CSR_AWD2 ADC_CSR_AWD2_Msk /*!<ADC2 Analog watchdog flag */
1705 #define ADC_CSR_EOC2_Pos (9U)
1706 #define ADC_CSR_EOC2_Msk (0x1U << ADC_CSR_EOC2_Pos) /*!< 0x00000200 */
1707 #define ADC_CSR_EOC2 ADC_CSR_EOC2_Msk /*!<ADC2 End of conversion */
1708 #define ADC_CSR_JEOC2_Pos (10U)
1709 #define ADC_CSR_JEOC2_Msk (0x1U << ADC_CSR_JEOC2_Pos) /*!< 0x00000400 */
1710 #define ADC_CSR_JEOC2 ADC_CSR_JEOC2_Msk /*!<ADC2 Injected channel end of conversion */
1711 #define ADC_CSR_JSTRT2_Pos (11U)
1712 #define ADC_CSR_JSTRT2_Msk (0x1U << ADC_CSR_JSTRT2_Pos) /*!< 0x00000800 */
1713 #define ADC_CSR_JSTRT2 ADC_CSR_JSTRT2_Msk /*!<ADC2 Injected channel Start flag */
1714 #define ADC_CSR_STRT2_Pos (12U)
1715 #define ADC_CSR_STRT2_Msk (0x1U << ADC_CSR_STRT2_Pos) /*!< 0x00001000 */
1716 #define ADC_CSR_STRT2 ADC_CSR_STRT2_Msk /*!<ADC2 Regular channel Start flag */
1717 #define ADC_CSR_OVR2_Pos (13U)
1718 #define ADC_CSR_OVR2_Msk (0x1U << ADC_CSR_OVR2_Pos) /*!< 0x00002000 */
1719 #define ADC_CSR_OVR2 ADC_CSR_OVR2_Msk /*!<ADC2 DMA overrun flag */
1720 #define ADC_CSR_AWD3_Pos (16U)
1721 #define ADC_CSR_AWD3_Msk (0x1U << ADC_CSR_AWD3_Pos) /*!< 0x00010000 */
1722 #define ADC_CSR_AWD3 ADC_CSR_AWD3_Msk /*!<ADC3 Analog watchdog flag */
1723 #define ADC_CSR_EOC3_Pos (17U)
1724 #define ADC_CSR_EOC3_Msk (0x1U << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1725 #define ADC_CSR_EOC3 ADC_CSR_EOC3_Msk /*!<ADC3 End of conversion */
1726 #define ADC_CSR_JEOC3_Pos (18U)
1727 #define ADC_CSR_JEOC3_Msk (0x1U << ADC_CSR_JEOC3_Pos) /*!< 0x00040000 */
1728 #define ADC_CSR_JEOC3 ADC_CSR_JEOC3_Msk /*!<ADC3 Injected channel end of conversion */
1729 #define ADC_CSR_JSTRT3_Pos (19U)
1730 #define ADC_CSR_JSTRT3_Msk (0x1U << ADC_CSR_JSTRT3_Pos) /*!< 0x00080000 */
1731 #define ADC_CSR_JSTRT3 ADC_CSR_JSTRT3_Msk /*!<ADC3 Injected channel Start flag */
1732 #define ADC_CSR_STRT3_Pos (20U)
1733 #define ADC_CSR_STRT3_Msk (0x1U << ADC_CSR_STRT3_Pos) /*!< 0x00100000 */
1734 #define ADC_CSR_STRT3 ADC_CSR_STRT3_Msk /*!<ADC3 Regular channel Start flag */
1735 #define ADC_CSR_OVR3_Pos (21U)
1736 #define ADC_CSR_OVR3_Msk (0x1U << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1737 #define ADC_CSR_OVR3 ADC_CSR_OVR3_Msk /*!<ADC3 DMA overrun flag */
1738
1739 /* Legacy defines */
1740 #define ADC_CSR_DOVR1 ADC_CSR_OVR1
1741 #define ADC_CSR_DOVR2 ADC_CSR_OVR2
1742 #define ADC_CSR_DOVR3 ADC_CSR_OVR3
1743
1744 /******************* Bit definition for ADC_CCR register ********************/
1745 #define ADC_CCR_MULTI_Pos (0U)
1746 #define ADC_CCR_MULTI_Msk (0x1FU << ADC_CCR_MULTI_Pos) /*!< 0x0000001F */
1747 #define ADC_CCR_MULTI ADC_CCR_MULTI_Msk /*!<MULTI[4:0] bits (Multi-ADC mode selection) */
1748 #define ADC_CCR_MULTI_0 (0x01U << ADC_CCR_MULTI_Pos) /*!< 0x00000001 */
1749 #define ADC_CCR_MULTI_1 (0x02U << ADC_CCR_MULTI_Pos) /*!< 0x00000002 */
1750 #define ADC_CCR_MULTI_2 (0x04U << ADC_CCR_MULTI_Pos) /*!< 0x00000004 */
1751 #define ADC_CCR_MULTI_3 (0x08U << ADC_CCR_MULTI_Pos) /*!< 0x00000008 */
1752 #define ADC_CCR_MULTI_4 (0x10U << ADC_CCR_MULTI_Pos) /*!< 0x00000010 */
1753 #define ADC_CCR_DELAY_Pos (8U)
1754 #define ADC_CCR_DELAY_Msk (0xFU << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */
1755 #define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */
1756 #define ADC_CCR_DELAY_0 (0x1U << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */
1757 #define ADC_CCR_DELAY_1 (0x2U << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */
1758 #define ADC_CCR_DELAY_2 (0x4U << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */
1759 #define ADC_CCR_DELAY_3 (0x8U << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */
1760 #define ADC_CCR_DDS_Pos (13U)
1761 #define ADC_CCR_DDS_Msk (0x1U << ADC_CCR_DDS_Pos) /*!< 0x00002000 */
1762 #define ADC_CCR_DDS ADC_CCR_DDS_Msk /*!<DMA disable selection (Multi-ADC mode) */
1763 #define ADC_CCR_DMA_Pos (14U)
1764 #define ADC_CCR_DMA_Msk (0x3U << ADC_CCR_DMA_Pos) /*!< 0x0000C000 */
1765 #define ADC_CCR_DMA ADC_CCR_DMA_Msk /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */
1766 #define ADC_CCR_DMA_0 (0x1U << ADC_CCR_DMA_Pos) /*!< 0x00004000 */
1767 #define ADC_CCR_DMA_1 (0x2U << ADC_CCR_DMA_Pos) /*!< 0x00008000 */
1768 #define ADC_CCR_ADCPRE_Pos (16U)
1769 #define ADC_CCR_ADCPRE_Msk (0x3U << ADC_CCR_ADCPRE_Pos) /*!< 0x00030000 */
1770 #define ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk /*!<ADCPRE[1:0] bits (ADC prescaler) */
1771 #define ADC_CCR_ADCPRE_0 (0x1U << ADC_CCR_ADCPRE_Pos) /*!< 0x00010000 */
1772 #define ADC_CCR_ADCPRE_1 (0x2U << ADC_CCR_ADCPRE_Pos) /*!< 0x00020000 */
1773 #define ADC_CCR_VBATE_Pos (22U)
1774 #define ADC_CCR_VBATE_Msk (0x1U << ADC_CCR_VBATE_Pos) /*!< 0x00400000 */
1775 #define ADC_CCR_VBATE ADC_CCR_VBATE_Msk /*!<VBAT Enable */
1776 #define ADC_CCR_TSVREFE_Pos (23U)
1777 #define ADC_CCR_TSVREFE_Msk (0x1U << ADC_CCR_TSVREFE_Pos) /*!< 0x00800000 */
1778 #define ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk /*!<Temperature Sensor and VREFINT Enable */
1779
1780 /******************* Bit definition for ADC_CDR register ********************/
1781 #define ADC_CDR_DATA1_Pos (0U)
1782 #define ADC_CDR_DATA1_Msk (0xFFFFU << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
1783 #define ADC_CDR_DATA1 ADC_CDR_DATA1_Msk /*!<1st data of a pair of regular conversions */
1784 #define ADC_CDR_DATA2_Pos (16U)
1785 #define ADC_CDR_DATA2_Msk (0xFFFFU << ADC_CDR_DATA2_Pos) /*!< 0xFFFF0000 */
1786 #define ADC_CDR_DATA2 ADC_CDR_DATA2_Msk /*!<2nd data of a pair of regular conversions */
1787
1788 /* Legacy defines */
1789 #define ADC_CDR_RDATA_MST ADC_CDR_DATA1
1790 #define ADC_CDR_RDATA_SLV ADC_CDR_DATA2
1791
1792 /******************************************************************************/
1793 /* */
1794 /* Controller Area Network */
1795 /* */
1796 /******************************************************************************/
1797 /*!<CAN control and status registers */
1798 /******************* Bit definition for CAN_MCR register ********************/
1799 #define CAN_MCR_INRQ_Pos (0U)
1800 #define CAN_MCR_INRQ_Msk (0x1U << CAN_MCR_INRQ_Pos) /*!< 0x00000001 */
1801 #define CAN_MCR_INRQ CAN_MCR_INRQ_Msk /*!<Initialization Request */
1802 #define CAN_MCR_SLEEP_Pos (1U)
1803 #define CAN_MCR_SLEEP_Msk (0x1U << CAN_MCR_SLEEP_Pos) /*!< 0x00000002 */
1804 #define CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk /*!<Sleep Mode Request */
1805 #define CAN_MCR_TXFP_Pos (2U)
1806 #define CAN_MCR_TXFP_Msk (0x1U << CAN_MCR_TXFP_Pos) /*!< 0x00000004 */
1807 #define CAN_MCR_TXFP CAN_MCR_TXFP_Msk /*!<Transmit FIFO Priority */
1808 #define CAN_MCR_RFLM_Pos (3U)
1809 #define CAN_MCR_RFLM_Msk (0x1U << CAN_MCR_RFLM_Pos) /*!< 0x00000008 */
1810 #define CAN_MCR_RFLM CAN_MCR_RFLM_Msk /*!<Receive FIFO Locked Mode */
1811 #define CAN_MCR_NART_Pos (4U)
1812 #define CAN_MCR_NART_Msk (0x1U << CAN_MCR_NART_Pos) /*!< 0x00000010 */
1813 #define CAN_MCR_NART CAN_MCR_NART_Msk /*!<No Automatic Retransmission */
1814 #define CAN_MCR_AWUM_Pos (5U)
1815 #define CAN_MCR_AWUM_Msk (0x1U << CAN_MCR_AWUM_Pos) /*!< 0x00000020 */
1816 #define CAN_MCR_AWUM CAN_MCR_AWUM_Msk /*!<Automatic Wakeup Mode */
1817 #define CAN_MCR_ABOM_Pos (6U)
1818 #define CAN_MCR_ABOM_Msk (0x1U << CAN_MCR_ABOM_Pos) /*!< 0x00000040 */
1819 #define CAN_MCR_ABOM CAN_MCR_ABOM_Msk /*!<Automatic Bus-Off Management */
1820 #define CAN_MCR_TTCM_Pos (7U)
1821 #define CAN_MCR_TTCM_Msk (0x1U << CAN_MCR_TTCM_Pos) /*!< 0x00000080 */
1822 #define CAN_MCR_TTCM CAN_MCR_TTCM_Msk /*!<Time Triggered Communication Mode */
1823 #define CAN_MCR_RESET_Pos (15U)
1824 #define CAN_MCR_RESET_Msk (0x1U << CAN_MCR_RESET_Pos) /*!< 0x00008000 */
1825 #define CAN_MCR_RESET CAN_MCR_RESET_Msk /*!<bxCAN software master reset */
1826 #define CAN_MCR_DBF_Pos (16U)
1827 #define CAN_MCR_DBF_Msk (0x1U << CAN_MCR_DBF_Pos) /*!< 0x00010000 */
1828 #define CAN_MCR_DBF CAN_MCR_DBF_Msk /*!<bxCAN Debug freeze */
1829 /******************* Bit definition for CAN_MSR register ********************/
1830 #define CAN_MSR_INAK_Pos (0U)
1831 #define CAN_MSR_INAK_Msk (0x1U << CAN_MSR_INAK_Pos) /*!< 0x00000001 */
1832 #define CAN_MSR_INAK CAN_MSR_INAK_Msk /*!<Initialization Acknowledge */
1833 #define CAN_MSR_SLAK_Pos (1U)
1834 #define CAN_MSR_SLAK_Msk (0x1U << CAN_MSR_SLAK_Pos) /*!< 0x00000002 */
1835 #define CAN_MSR_SLAK CAN_MSR_SLAK_Msk /*!<Sleep Acknowledge */
1836 #define CAN_MSR_ERRI_Pos (2U)
1837 #define CAN_MSR_ERRI_Msk (0x1U << CAN_MSR_ERRI_Pos) /*!< 0x00000004 */
1838 #define CAN_MSR_ERRI CAN_MSR_ERRI_Msk /*!<Error Interrupt */
1839 #define CAN_MSR_WKUI_Pos (3U)
1840 #define CAN_MSR_WKUI_Msk (0x1U << CAN_MSR_WKUI_Pos) /*!< 0x00000008 */
1841 #define CAN_MSR_WKUI CAN_MSR_WKUI_Msk /*!<Wakeup Interrupt */
1842 #define CAN_MSR_SLAKI_Pos (4U)
1843 #define CAN_MSR_SLAKI_Msk (0x1U << CAN_MSR_SLAKI_Pos) /*!< 0x00000010 */
1844 #define CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk /*!<Sleep Acknowledge Interrupt */
1845 #define CAN_MSR_TXM_Pos (8U)
1846 #define CAN_MSR_TXM_Msk (0x1U << CAN_MSR_TXM_Pos) /*!< 0x00000100 */
1847 #define CAN_MSR_TXM CAN_MSR_TXM_Msk /*!<Transmit Mode */
1848 #define CAN_MSR_RXM_Pos (9U)
1849 #define CAN_MSR_RXM_Msk (0x1U << CAN_MSR_RXM_Pos) /*!< 0x00000200 */
1850 #define CAN_MSR_RXM CAN_MSR_RXM_Msk /*!<Receive Mode */
1851 #define CAN_MSR_SAMP_Pos (10U)
1852 #define CAN_MSR_SAMP_Msk (0x1U << CAN_MSR_SAMP_Pos) /*!< 0x00000400 */
1853 #define CAN_MSR_SAMP CAN_MSR_SAMP_Msk /*!<Last Sample Point */
1854 #define CAN_MSR_RX_Pos (11U)
1855 #define CAN_MSR_RX_Msk (0x1U << CAN_MSR_RX_Pos) /*!< 0x00000800 */
1856 #define CAN_MSR_RX CAN_MSR_RX_Msk /*!<CAN Rx Signal */
1857
1858 /******************* Bit definition for CAN_TSR register ********************/
1859 #define CAN_TSR_RQCP0_Pos (0U)
1860 #define CAN_TSR_RQCP0_Msk (0x1U << CAN_TSR_RQCP0_Pos) /*!< 0x00000001 */
1861 #define CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk /*!<Request Completed Mailbox0 */
1862 #define CAN_TSR_TXOK0_Pos (1U)
1863 #define CAN_TSR_TXOK0_Msk (0x1U << CAN_TSR_TXOK0_Pos) /*!< 0x00000002 */
1864 #define CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk /*!<Transmission OK of Mailbox0 */
1865 #define CAN_TSR_ALST0_Pos (2U)
1866 #define CAN_TSR_ALST0_Msk (0x1U << CAN_TSR_ALST0_Pos) /*!< 0x00000004 */
1867 #define CAN_TSR_ALST0 CAN_TSR_ALST0_Msk /*!<Arbitration Lost for Mailbox0 */
1868 #define CAN_TSR_TERR0_Pos (3U)
1869 #define CAN_TSR_TERR0_Msk (0x1U << CAN_TSR_TERR0_Pos) /*!< 0x00000008 */
1870 #define CAN_TSR_TERR0 CAN_TSR_TERR0_Msk /*!<Transmission Error of Mailbox0 */
1871 #define CAN_TSR_ABRQ0_Pos (7U)
1872 #define CAN_TSR_ABRQ0_Msk (0x1U << CAN_TSR_ABRQ0_Pos) /*!< 0x00000080 */
1873 #define CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk /*!<Abort Request for Mailbox0 */
1874 #define CAN_TSR_RQCP1_Pos (8U)
1875 #define CAN_TSR_RQCP1_Msk (0x1U << CAN_TSR_RQCP1_Pos) /*!< 0x00000100 */
1876 #define CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk /*!<Request Completed Mailbox1 */
1877 #define CAN_TSR_TXOK1_Pos (9U)
1878 #define CAN_TSR_TXOK1_Msk (0x1U << CAN_TSR_TXOK1_Pos) /*!< 0x00000200 */
1879 #define CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk /*!<Transmission OK of Mailbox1 */
1880 #define CAN_TSR_ALST1_Pos (10U)
1881 #define CAN_TSR_ALST1_Msk (0x1U << CAN_TSR_ALST1_Pos) /*!< 0x00000400 */
1882 #define CAN_TSR_ALST1 CAN_TSR_ALST1_Msk /*!<Arbitration Lost for Mailbox1 */
1883 #define CAN_TSR_TERR1_Pos (11U)
1884 #define CAN_TSR_TERR1_Msk (0x1U << CAN_TSR_TERR1_Pos) /*!< 0x00000800 */
1885 #define CAN_TSR_TERR1 CAN_TSR_TERR1_Msk /*!<Transmission Error of Mailbox1 */
1886 #define CAN_TSR_ABRQ1_Pos (15U)
1887 #define CAN_TSR_ABRQ1_Msk (0x1U << CAN_TSR_ABRQ1_Pos) /*!< 0x00008000 */
1888 #define CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk /*!<Abort Request for Mailbox 1 */
1889 #define CAN_TSR_RQCP2_Pos (16U)
1890 #define CAN_TSR_RQCP2_Msk (0x1U << CAN_TSR_RQCP2_Pos) /*!< 0x00010000 */
1891 #define CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk /*!<Request Completed Mailbox2 */
1892 #define CAN_TSR_TXOK2_Pos (17U)
1893 #define CAN_TSR_TXOK2_Msk (0x1U << CAN_TSR_TXOK2_Pos) /*!< 0x00020000 */
1894 #define CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk /*!<Transmission OK of Mailbox 2 */
1895 #define CAN_TSR_ALST2_Pos (18U)
1896 #define CAN_TSR_ALST2_Msk (0x1U << CAN_TSR_ALST2_Pos) /*!< 0x00040000 */
1897 #define CAN_TSR_ALST2 CAN_TSR_ALST2_Msk /*!<Arbitration Lost for mailbox 2 */
1898 #define CAN_TSR_TERR2_Pos (19U)
1899 #define CAN_TSR_TERR2_Msk (0x1U << CAN_TSR_TERR2_Pos) /*!< 0x00080000 */
1900 #define CAN_TSR_TERR2 CAN_TSR_TERR2_Msk /*!<Transmission Error of Mailbox 2 */
1901 #define CAN_TSR_ABRQ2_Pos (23U)
1902 #define CAN_TSR_ABRQ2_Msk (0x1U << CAN_TSR_ABRQ2_Pos) /*!< 0x00800000 */
1903 #define CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk /*!<Abort Request for Mailbox 2 */
1904 #define CAN_TSR_CODE_Pos (24U)
1905 #define CAN_TSR_CODE_Msk (0x3U << CAN_TSR_CODE_Pos) /*!< 0x03000000 */
1906 #define CAN_TSR_CODE CAN_TSR_CODE_Msk /*!<Mailbox Code */
1907
1908 #define CAN_TSR_TME_Pos (26U)
1909 #define CAN_TSR_TME_Msk (0x7U << CAN_TSR_TME_Pos) /*!< 0x1C000000 */
1910 #define CAN_TSR_TME CAN_TSR_TME_Msk /*!<TME[2:0] bits */
1911 #define CAN_TSR_TME0_Pos (26U)
1912 #define CAN_TSR_TME0_Msk (0x1U << CAN_TSR_TME0_Pos) /*!< 0x04000000 */
1913 #define CAN_TSR_TME0 CAN_TSR_TME0_Msk /*!<Transmit Mailbox 0 Empty */
1914 #define CAN_TSR_TME1_Pos (27U)
1915 #define CAN_TSR_TME1_Msk (0x1U << CAN_TSR_TME1_Pos) /*!< 0x08000000 */
1916 #define CAN_TSR_TME1 CAN_TSR_TME1_Msk /*!<Transmit Mailbox 1 Empty */
1917 #define CAN_TSR_TME2_Pos (28U)
1918 #define CAN_TSR_TME2_Msk (0x1U << CAN_TSR_TME2_Pos) /*!< 0x10000000 */
1919 #define CAN_TSR_TME2 CAN_TSR_TME2_Msk /*!<Transmit Mailbox 2 Empty */
1920
1921 #define CAN_TSR_LOW_Pos (29U)
1922 #define CAN_TSR_LOW_Msk (0x7U << CAN_TSR_LOW_Pos) /*!< 0xE0000000 */
1923 #define CAN_TSR_LOW CAN_TSR_LOW_Msk /*!<LOW[2:0] bits */
1924 #define CAN_TSR_LOW0_Pos (29U)
1925 #define CAN_TSR_LOW0_Msk (0x1U << CAN_TSR_LOW0_Pos) /*!< 0x20000000 */
1926 #define CAN_TSR_LOW0 CAN_TSR_LOW0_Msk /*!<Lowest Priority Flag for Mailbox 0 */
1927 #define CAN_TSR_LOW1_Pos (30U)
1928 #define CAN_TSR_LOW1_Msk (0x1U << CAN_TSR_LOW1_Pos) /*!< 0x40000000 */
1929 #define CAN_TSR_LOW1 CAN_TSR_LOW1_Msk /*!<Lowest Priority Flag for Mailbox 1 */
1930 #define CAN_TSR_LOW2_Pos (31U)
1931 #define CAN_TSR_LOW2_Msk (0x1U << CAN_TSR_LOW2_Pos) /*!< 0x80000000 */
1932 #define CAN_TSR_LOW2 CAN_TSR_LOW2_Msk /*!<Lowest Priority Flag for Mailbox 2 */
1933
1934 /******************* Bit definition for CAN_RF0R register *******************/
1935 #define CAN_RF0R_FMP0_Pos (0U)
1936 #define CAN_RF0R_FMP0_Msk (0x3U << CAN_RF0R_FMP0_Pos) /*!< 0x00000003 */
1937 #define CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk /*!<FIFO 0 Message Pending */
1938 #define CAN_RF0R_FULL0_Pos (3U)
1939 #define CAN_RF0R_FULL0_Msk (0x1U << CAN_RF0R_FULL0_Pos) /*!< 0x00000008 */
1940 #define CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk /*!<FIFO 0 Full */
1941 #define CAN_RF0R_FOVR0_Pos (4U)
1942 #define CAN_RF0R_FOVR0_Msk (0x1U << CAN_RF0R_FOVR0_Pos) /*!< 0x00000010 */
1943 #define CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk /*!<FIFO 0 Overrun */
1944 #define CAN_RF0R_RFOM0_Pos (5U)
1945 #define CAN_RF0R_RFOM0_Msk (0x1U << CAN_RF0R_RFOM0_Pos) /*!< 0x00000020 */
1946 #define CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk /*!<Release FIFO 0 Output Mailbox */
1947
1948 /******************* Bit definition for CAN_RF1R register *******************/
1949 #define CAN_RF1R_FMP1_Pos (0U)
1950 #define CAN_RF1R_FMP1_Msk (0x3U << CAN_RF1R_FMP1_Pos) /*!< 0x00000003 */
1951 #define CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk /*!<FIFO 1 Message Pending */
1952 #define CAN_RF1R_FULL1_Pos (3U)
1953 #define CAN_RF1R_FULL1_Msk (0x1U << CAN_RF1R_FULL1_Pos) /*!< 0x00000008 */
1954 #define CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk /*!<FIFO 1 Full */
1955 #define CAN_RF1R_FOVR1_Pos (4U)
1956 #define CAN_RF1R_FOVR1_Msk (0x1U << CAN_RF1R_FOVR1_Pos) /*!< 0x00000010 */
1957 #define CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk /*!<FIFO 1 Overrun */
1958 #define CAN_RF1R_RFOM1_Pos (5U)
1959 #define CAN_RF1R_RFOM1_Msk (0x1U << CAN_RF1R_RFOM1_Pos) /*!< 0x00000020 */
1960 #define CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk /*!<Release FIFO 1 Output Mailbox */
1961
1962 /******************** Bit definition for CAN_IER register *******************/
1963 #define CAN_IER_TMEIE_Pos (0U)
1964 #define CAN_IER_TMEIE_Msk (0x1U << CAN_IER_TMEIE_Pos) /*!< 0x00000001 */
1965 #define CAN_IER_TMEIE CAN_IER_TMEIE_Msk /*!<Transmit Mailbox Empty Interrupt Enable */
1966 #define CAN_IER_FMPIE0_Pos (1U)
1967 #define CAN_IER_FMPIE0_Msk (0x1U << CAN_IER_FMPIE0_Pos) /*!< 0x00000002 */
1968 #define CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk /*!<FIFO Message Pending Interrupt Enable */
1969 #define CAN_IER_FFIE0_Pos (2U)
1970 #define CAN_IER_FFIE0_Msk (0x1U << CAN_IER_FFIE0_Pos) /*!< 0x00000004 */
1971 #define CAN_IER_FFIE0 CAN_IER_FFIE0_Msk /*!<FIFO Full Interrupt Enable */
1972 #define CAN_IER_FOVIE0_Pos (3U)
1973 #define CAN_IER_FOVIE0_Msk (0x1U << CAN_IER_FOVIE0_Pos) /*!< 0x00000008 */
1974 #define CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk /*!<FIFO Overrun Interrupt Enable */
1975 #define CAN_IER_FMPIE1_Pos (4U)
1976 #define CAN_IER_FMPIE1_Msk (0x1U << CAN_IER_FMPIE1_Pos) /*!< 0x00000010 */
1977 #define CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk /*!<FIFO Message Pending Interrupt Enable */
1978 #define CAN_IER_FFIE1_Pos (5U)
1979 #define CAN_IER_FFIE1_Msk (0x1U << CAN_IER_FFIE1_Pos) /*!< 0x00000020 */
1980 #define CAN_IER_FFIE1 CAN_IER_FFIE1_Msk /*!<FIFO Full Interrupt Enable */
1981 #define CAN_IER_FOVIE1_Pos (6U)
1982 #define CAN_IER_FOVIE1_Msk (0x1U << CAN_IER_FOVIE1_Pos) /*!< 0x00000040 */
1983 #define CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk /*!<FIFO Overrun Interrupt Enable */
1984 #define CAN_IER_EWGIE_Pos (8U)
1985 #define CAN_IER_EWGIE_Msk (0x1U << CAN_IER_EWGIE_Pos) /*!< 0x00000100 */
1986 #define CAN_IER_EWGIE CAN_IER_EWGIE_Msk /*!<Error Warning Interrupt Enable */
1987 #define CAN_IER_EPVIE_Pos (9U)
1988 #define CAN_IER_EPVIE_Msk (0x1U << CAN_IER_EPVIE_Pos) /*!< 0x00000200 */
1989 #define CAN_IER_EPVIE CAN_IER_EPVIE_Msk /*!<Error Passive Interrupt Enable */
1990 #define CAN_IER_BOFIE_Pos (10U)
1991 #define CAN_IER_BOFIE_Msk (0x1U << CAN_IER_BOFIE_Pos) /*!< 0x00000400 */
1992 #define CAN_IER_BOFIE CAN_IER_BOFIE_Msk /*!<Bus-Off Interrupt Enable */
1993 #define CAN_IER_LECIE_Pos (11U)
1994 #define CAN_IER_LECIE_Msk (0x1U << CAN_IER_LECIE_Pos) /*!< 0x00000800 */
1995 #define CAN_IER_LECIE CAN_IER_LECIE_Msk /*!<Last Error Code Interrupt Enable */
1996 #define CAN_IER_ERRIE_Pos (15U)
1997 #define CAN_IER_ERRIE_Msk (0x1U << CAN_IER_ERRIE_Pos) /*!< 0x00008000 */
1998 #define CAN_IER_ERRIE CAN_IER_ERRIE_Msk /*!<Error Interrupt Enable */
1999 #define CAN_IER_WKUIE_Pos (16U)
2000 #define CAN_IER_WKUIE_Msk (0x1U << CAN_IER_WKUIE_Pos) /*!< 0x00010000 */
2001 #define CAN_IER_WKUIE CAN_IER_WKUIE_Msk /*!<Wakeup Interrupt Enable */
2002 #define CAN_IER_SLKIE_Pos (17U)
2003 #define CAN_IER_SLKIE_Msk (0x1U << CAN_IER_SLKIE_Pos) /*!< 0x00020000 */
2004 #define CAN_IER_SLKIE CAN_IER_SLKIE_Msk /*!<Sleep Interrupt Enable */
2005 #define CAN_IER_EWGIE_Pos (8U)
2006
2007 /******************** Bit definition for CAN_ESR register *******************/
2008 #define CAN_ESR_EWGF_Pos (0U)
2009 #define CAN_ESR_EWGF_Msk (0x1U << CAN_ESR_EWGF_Pos) /*!< 0x00000001 */
2010 #define CAN_ESR_EWGF CAN_ESR_EWGF_Msk /*!<Error Warning Flag */
2011 #define CAN_ESR_EPVF_Pos (1U)
2012 #define CAN_ESR_EPVF_Msk (0x1U << CAN_ESR_EPVF_Pos) /*!< 0x00000002 */
2013 #define CAN_ESR_EPVF CAN_ESR_EPVF_Msk /*!<Error Passive Flag */
2014 #define CAN_ESR_BOFF_Pos (2U)
2015 #define CAN_ESR_BOFF_Msk (0x1U << CAN_ESR_BOFF_Pos) /*!< 0x00000004 */
2016 #define CAN_ESR_BOFF CAN_ESR_BOFF_Msk /*!<Bus-Off Flag */
2017
2018 #define CAN_ESR_LEC_Pos (4U)
2019 #define CAN_ESR_LEC_Msk (0x7U << CAN_ESR_LEC_Pos) /*!< 0x00000070 */
2020 #define CAN_ESR_LEC CAN_ESR_LEC_Msk /*!<LEC[2:0] bits (Last Error Code) */
2021 #define CAN_ESR_LEC_0 (0x1U << CAN_ESR_LEC_Pos) /*!< 0x00000010 */
2022 #define CAN_ESR_LEC_1 (0x2U << CAN_ESR_LEC_Pos) /*!< 0x00000020 */
2023 #define CAN_ESR_LEC_2 (0x4U << CAN_ESR_LEC_Pos) /*!< 0x00000040 */
2024
2025 #define CAN_ESR_TEC_Pos (16U)
2026 #define CAN_ESR_TEC_Msk (0xFFU << CAN_ESR_TEC_Pos) /*!< 0x00FF0000 */
2027 #define CAN_ESR_TEC CAN_ESR_TEC_Msk /*!<Least significant byte of the 9-bit Transmit Error Counter */
2028 #define CAN_ESR_REC_Pos (24U)
2029 #define CAN_ESR_REC_Msk (0xFFU << CAN_ESR_REC_Pos) /*!< 0xFF000000 */
2030 #define CAN_ESR_REC CAN_ESR_REC_Msk /*!<Receive Error Counter */
2031
2032 /******************* Bit definition for CAN_BTR register ********************/
2033 #define CAN_BTR_BRP_Pos (0U)
2034 #define CAN_BTR_BRP_Msk (0x3FFU << CAN_BTR_BRP_Pos) /*!< 0x000003FF */
2035 #define CAN_BTR_BRP CAN_BTR_BRP_Msk /*!<Baud Rate Prescaler */
2036 #define CAN_BTR_TS1_Pos (16U)
2037 #define CAN_BTR_TS1_Msk (0xFU << CAN_BTR_TS1_Pos) /*!< 0x000F0000 */
2038 #define CAN_BTR_TS1 CAN_BTR_TS1_Msk /*!<Time Segment 1 */
2039 #define CAN_BTR_TS1_0 (0x1U << CAN_BTR_TS1_Pos) /*!< 0x00010000 */
2040 #define CAN_BTR_TS1_1 (0x2U << CAN_BTR_TS1_Pos) /*!< 0x00020000 */
2041 #define CAN_BTR_TS1_2 (0x4U << CAN_BTR_TS1_Pos) /*!< 0x00040000 */
2042 #define CAN_BTR_TS1_3 (0x8U << CAN_BTR_TS1_Pos) /*!< 0x00080000 */
2043 #define CAN_BTR_TS2_Pos (20U)
2044 #define CAN_BTR_TS2_Msk (0x7U << CAN_BTR_TS2_Pos) /*!< 0x00700000 */
2045 #define CAN_BTR_TS2 CAN_BTR_TS2_Msk /*!<Time Segment 2 */
2046 #define CAN_BTR_TS2_0 (0x1U << CAN_BTR_TS2_Pos) /*!< 0x00100000 */
2047 #define CAN_BTR_TS2_1 (0x2U << CAN_BTR_TS2_Pos) /*!< 0x00200000 */
2048 #define CAN_BTR_TS2_2 (0x4U << CAN_BTR_TS2_Pos) /*!< 0x00400000 */
2049 #define CAN_BTR_SJW_Pos (24U)
2050 #define CAN_BTR_SJW_Msk (0x3U << CAN_BTR_SJW_Pos) /*!< 0x03000000 */
2051 #define CAN_BTR_SJW CAN_BTR_SJW_Msk /*!<Resynchronization Jump Width */
2052 #define CAN_BTR_SJW_0 (0x1U << CAN_BTR_SJW_Pos) /*!< 0x01000000 */
2053 #define CAN_BTR_SJW_1 (0x2U << CAN_BTR_SJW_Pos) /*!< 0x02000000 */
2054 #define CAN_BTR_LBKM_Pos (30U)
2055 #define CAN_BTR_LBKM_Msk (0x1U << CAN_BTR_LBKM_Pos) /*!< 0x40000000 */
2056 #define CAN_BTR_LBKM CAN_BTR_LBKM_Msk /*!<Loop Back Mode (Debug) */
2057 #define CAN_BTR_SILM_Pos (31U)
2058 #define CAN_BTR_SILM_Msk (0x1U << CAN_BTR_SILM_Pos) /*!< 0x80000000 */
2059 #define CAN_BTR_SILM CAN_BTR_SILM_Msk /*!<Silent Mode */
2060
2061
2062 /*!<Mailbox registers */
2063 /****************** Bit definition for CAN_TI0R register ********************/
2064 #define CAN_TI0R_TXRQ_Pos (0U)
2065 #define CAN_TI0R_TXRQ_Msk (0x1U << CAN_TI0R_TXRQ_Pos) /*!< 0x00000001 */
2066 #define CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk /*!<Transmit Mailbox Request */
2067 #define CAN_TI0R_RTR_Pos (1U)
2068 #define CAN_TI0R_RTR_Msk (0x1U << CAN_TI0R_RTR_Pos) /*!< 0x00000002 */
2069 #define CAN_TI0R_RTR CAN_TI0R_RTR_Msk /*!<Remote Transmission Request */
2070 #define CAN_TI0R_IDE_Pos (2U)
2071 #define CAN_TI0R_IDE_Msk (0x1U << CAN_TI0R_IDE_Pos) /*!< 0x00000004 */
2072 #define CAN_TI0R_IDE CAN_TI0R_IDE_Msk /*!<Identifier Extension */
2073 #define CAN_TI0R_EXID_Pos (3U)
2074 #define CAN_TI0R_EXID_Msk (0x3FFFFU << CAN_TI0R_EXID_Pos) /*!< 0x001FFFF8 */
2075 #define CAN_TI0R_EXID CAN_TI0R_EXID_Msk /*!<Extended Identifier */
2076 #define CAN_TI0R_STID_Pos (21U)
2077 #define CAN_TI0R_STID_Msk (0x7FFU << CAN_TI0R_STID_Pos) /*!< 0xFFE00000 */
2078 #define CAN_TI0R_STID CAN_TI0R_STID_Msk /*!<Standard Identifier or Extended Identifier */
2079
2080 /****************** Bit definition for CAN_TDT0R register *******************/
2081 #define CAN_TDT0R_DLC_Pos (0U)
2082 #define CAN_TDT0R_DLC_Msk (0xFU << CAN_TDT0R_DLC_Pos) /*!< 0x0000000F */
2083 #define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk /*!<Data Length Code */
2084 #define CAN_TDT0R_TGT_Pos (8U)
2085 #define CAN_TDT0R_TGT_Msk (0x1U << CAN_TDT0R_TGT_Pos) /*!< 0x00000100 */
2086 #define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk /*!<Transmit Global Time */
2087 #define CAN_TDT0R_TIME_Pos (16U)
2088 #define CAN_TDT0R_TIME_Msk (0xFFFFU << CAN_TDT0R_TIME_Pos) /*!< 0xFFFF0000 */
2089 #define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk /*!<Message Time Stamp */
2090
2091 /****************** Bit definition for CAN_TDL0R register *******************/
2092 #define CAN_TDL0R_DATA0_Pos (0U)
2093 #define CAN_TDL0R_DATA0_Msk (0xFFU << CAN_TDL0R_DATA0_Pos) /*!< 0x000000FF */
2094 #define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk /*!<Data byte 0 */
2095 #define CAN_TDL0R_DATA1_Pos (8U)
2096 #define CAN_TDL0R_DATA1_Msk (0xFFU << CAN_TDL0R_DATA1_Pos) /*!< 0x0000FF00 */
2097 #define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk /*!<Data byte 1 */
2098 #define CAN_TDL0R_DATA2_Pos (16U)
2099 #define CAN_TDL0R_DATA2_Msk (0xFFU << CAN_TDL0R_DATA2_Pos) /*!< 0x00FF0000 */
2100 #define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk /*!<Data byte 2 */
2101 #define CAN_TDL0R_DATA3_Pos (24U)
2102 #define CAN_TDL0R_DATA3_Msk (0xFFU << CAN_TDL0R_DATA3_Pos) /*!< 0xFF000000 */
2103 #define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk /*!<Data byte 3 */
2104
2105 /****************** Bit definition for CAN_TDH0R register *******************/
2106 #define CAN_TDH0R_DATA4_Pos (0U)
2107 #define CAN_TDH0R_DATA4_Msk (0xFFU << CAN_TDH0R_DATA4_Pos) /*!< 0x000000FF */
2108 #define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk /*!<Data byte 4 */
2109 #define CAN_TDH0R_DATA5_Pos (8U)
2110 #define CAN_TDH0R_DATA5_Msk (0xFFU << CAN_TDH0R_DATA5_Pos) /*!< 0x0000FF00 */
2111 #define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk /*!<Data byte 5 */
2112 #define CAN_TDH0R_DATA6_Pos (16U)
2113 #define CAN_TDH0R_DATA6_Msk (0xFFU << CAN_TDH0R_DATA6_Pos) /*!< 0x00FF0000 */
2114 #define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk /*!<Data byte 6 */
2115 #define CAN_TDH0R_DATA7_Pos (24U)
2116 #define CAN_TDH0R_DATA7_Msk (0xFFU << CAN_TDH0R_DATA7_Pos) /*!< 0xFF000000 */
2117 #define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk /*!<Data byte 7 */
2118
2119 /******************* Bit definition for CAN_TI1R register *******************/
2120 #define CAN_TI1R_TXRQ_Pos (0U)
2121 #define CAN_TI1R_TXRQ_Msk (0x1U << CAN_TI1R_TXRQ_Pos) /*!< 0x00000001 */
2122 #define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk /*!<Transmit Mailbox Request */
2123 #define CAN_TI1R_RTR_Pos (1U)
2124 #define CAN_TI1R_RTR_Msk (0x1U << CAN_TI1R_RTR_Pos) /*!< 0x00000002 */
2125 #define CAN_TI1R_RTR CAN_TI1R_RTR_Msk /*!<Remote Transmission Request */
2126 #define CAN_TI1R_IDE_Pos (2U)
2127 #define CAN_TI1R_IDE_Msk (0x1U << CAN_TI1R_IDE_Pos) /*!< 0x00000004 */
2128 #define CAN_TI1R_IDE CAN_TI1R_IDE_Msk /*!<Identifier Extension */
2129 #define CAN_TI1R_EXID_Pos (3U)
2130 #define CAN_TI1R_EXID_Msk (0x3FFFFU << CAN_TI1R_EXID_Pos) /*!< 0x001FFFF8 */
2131 #define CAN_TI1R_EXID CAN_TI1R_EXID_Msk /*!<Extended Identifier */
2132 #define CAN_TI1R_STID_Pos (21U)
2133 #define CAN_TI1R_STID_Msk (0x7FFU << CAN_TI1R_STID_Pos) /*!< 0xFFE00000 */
2134 #define CAN_TI1R_STID CAN_TI1R_STID_Msk /*!<Standard Identifier or Extended Identifier */
2135
2136 /******************* Bit definition for CAN_TDT1R register ******************/
2137 #define CAN_TDT1R_DLC_Pos (0U)
2138 #define CAN_TDT1R_DLC_Msk (0xFU << CAN_TDT1R_DLC_Pos) /*!< 0x0000000F */
2139 #define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk /*!<Data Length Code */
2140 #define CAN_TDT1R_TGT_Pos (8U)
2141 #define CAN_TDT1R_TGT_Msk (0x1U << CAN_TDT1R_TGT_Pos) /*!< 0x00000100 */
2142 #define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk /*!<Transmit Global Time */
2143 #define CAN_TDT1R_TIME_Pos (16U)
2144 #define CAN_TDT1R_TIME_Msk (0xFFFFU << CAN_TDT1R_TIME_Pos) /*!< 0xFFFF0000 */
2145 #define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk /*!<Message Time Stamp */
2146
2147 /******************* Bit definition for CAN_TDL1R register ******************/
2148 #define CAN_TDL1R_DATA0_Pos (0U)
2149 #define CAN_TDL1R_DATA0_Msk (0xFFU << CAN_TDL1R_DATA0_Pos) /*!< 0x000000FF */
2150 #define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk /*!<Data byte 0 */
2151 #define CAN_TDL1R_DATA1_Pos (8U)
2152 #define CAN_TDL1R_DATA1_Msk (0xFFU << CAN_TDL1R_DATA1_Pos) /*!< 0x0000FF00 */
2153 #define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk /*!<Data byte 1 */
2154 #define CAN_TDL1R_DATA2_Pos (16U)
2155 #define CAN_TDL1R_DATA2_Msk (0xFFU << CAN_TDL1R_DATA2_Pos) /*!< 0x00FF0000 */
2156 #define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk /*!<Data byte 2 */
2157 #define CAN_TDL1R_DATA3_Pos (24U)
2158 #define CAN_TDL1R_DATA3_Msk (0xFFU << CAN_TDL1R_DATA3_Pos) /*!< 0xFF000000 */
2159 #define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk /*!<Data byte 3 */
2160
2161 /******************* Bit definition for CAN_TDH1R register ******************/
2162 #define CAN_TDH1R_DATA4_Pos (0U)
2163 #define CAN_TDH1R_DATA4_Msk (0xFFU << CAN_TDH1R_DATA4_Pos) /*!< 0x000000FF */
2164 #define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk /*!<Data byte 4 */
2165 #define CAN_TDH1R_DATA5_Pos (8U)
2166 #define CAN_TDH1R_DATA5_Msk (0xFFU << CAN_TDH1R_DATA5_Pos) /*!< 0x0000FF00 */
2167 #define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk /*!<Data byte 5 */
2168 #define CAN_TDH1R_DATA6_Pos (16U)
2169 #define CAN_TDH1R_DATA6_Msk (0xFFU << CAN_TDH1R_DATA6_Pos) /*!< 0x00FF0000 */
2170 #define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk /*!<Data byte 6 */
2171 #define CAN_TDH1R_DATA7_Pos (24U)
2172 #define CAN_TDH1R_DATA7_Msk (0xFFU << CAN_TDH1R_DATA7_Pos) /*!< 0xFF000000 */
2173 #define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk /*!<Data byte 7 */
2174
2175 /******************* Bit definition for CAN_TI2R register *******************/
2176 #define CAN_TI2R_TXRQ_Pos (0U)
2177 #define CAN_TI2R_TXRQ_Msk (0x1U << CAN_TI2R_TXRQ_Pos) /*!< 0x00000001 */
2178 #define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk /*!<Transmit Mailbox Request */
2179 #define CAN_TI2R_RTR_Pos (1U)
2180 #define CAN_TI2R_RTR_Msk (0x1U << CAN_TI2R_RTR_Pos) /*!< 0x00000002 */
2181 #define CAN_TI2R_RTR CAN_TI2R_RTR_Msk /*!<Remote Transmission Request */
2182 #define CAN_TI2R_IDE_Pos (2U)
2183 #define CAN_TI2R_IDE_Msk (0x1U << CAN_TI2R_IDE_Pos) /*!< 0x00000004 */
2184 #define CAN_TI2R_IDE CAN_TI2R_IDE_Msk /*!<Identifier Extension */
2185 #define CAN_TI2R_EXID_Pos (3U)
2186 #define CAN_TI2R_EXID_Msk (0x3FFFFU << CAN_TI2R_EXID_Pos) /*!< 0x001FFFF8 */
2187 #define CAN_TI2R_EXID CAN_TI2R_EXID_Msk /*!<Extended identifier */
2188 #define CAN_TI2R_STID_Pos (21U)
2189 #define CAN_TI2R_STID_Msk (0x7FFU << CAN_TI2R_STID_Pos) /*!< 0xFFE00000 */
2190 #define CAN_TI2R_STID CAN_TI2R_STID_Msk /*!<Standard Identifier or Extended Identifier */
2191
2192 /******************* Bit definition for CAN_TDT2R register ******************/
2193 #define CAN_TDT2R_DLC_Pos (0U)
2194 #define CAN_TDT2R_DLC_Msk (0xFU << CAN_TDT2R_DLC_Pos) /*!< 0x0000000F */
2195 #define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk /*!<Data Length Code */
2196 #define CAN_TDT2R_TGT_Pos (8U)
2197 #define CAN_TDT2R_TGT_Msk (0x1U << CAN_TDT2R_TGT_Pos) /*!< 0x00000100 */
2198 #define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk /*!<Transmit Global Time */
2199 #define CAN_TDT2R_TIME_Pos (16U)
2200 #define CAN_TDT2R_TIME_Msk (0xFFFFU << CAN_TDT2R_TIME_Pos) /*!< 0xFFFF0000 */
2201 #define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk /*!<Message Time Stamp */
2202
2203 /******************* Bit definition for CAN_TDL2R register ******************/
2204 #define CAN_TDL2R_DATA0_Pos (0U)
2205 #define CAN_TDL2R_DATA0_Msk (0xFFU << CAN_TDL2R_DATA0_Pos) /*!< 0x000000FF */
2206 #define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk /*!<Data byte 0 */
2207 #define CAN_TDL2R_DATA1_Pos (8U)
2208 #define CAN_TDL2R_DATA1_Msk (0xFFU << CAN_TDL2R_DATA1_Pos) /*!< 0x0000FF00 */
2209 #define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk /*!<Data byte 1 */
2210 #define CAN_TDL2R_DATA2_Pos (16U)
2211 #define CAN_TDL2R_DATA2_Msk (0xFFU << CAN_TDL2R_DATA2_Pos) /*!< 0x00FF0000 */
2212 #define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk /*!<Data byte 2 */
2213 #define CAN_TDL2R_DATA3_Pos (24U)
2214 #define CAN_TDL2R_DATA3_Msk (0xFFU << CAN_TDL2R_DATA3_Pos) /*!< 0xFF000000 */
2215 #define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk /*!<Data byte 3 */
2216
2217 /******************* Bit definition for CAN_TDH2R register ******************/
2218 #define CAN_TDH2R_DATA4_Pos (0U)
2219 #define CAN_TDH2R_DATA4_Msk (0xFFU << CAN_TDH2R_DATA4_Pos) /*!< 0x000000FF */
2220 #define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk /*!<Data byte 4 */
2221 #define CAN_TDH2R_DATA5_Pos (8U)
2222 #define CAN_TDH2R_DATA5_Msk (0xFFU << CAN_TDH2R_DATA5_Pos) /*!< 0x0000FF00 */
2223 #define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk /*!<Data byte 5 */
2224 #define CAN_TDH2R_DATA6_Pos (16U)
2225 #define CAN_TDH2R_DATA6_Msk (0xFFU << CAN_TDH2R_DATA6_Pos) /*!< 0x00FF0000 */
2226 #define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk /*!<Data byte 6 */
2227 #define CAN_TDH2R_DATA7_Pos (24U)
2228 #define CAN_TDH2R_DATA7_Msk (0xFFU << CAN_TDH2R_DATA7_Pos) /*!< 0xFF000000 */
2229 #define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk /*!<Data byte 7 */
2230
2231 /******************* Bit definition for CAN_RI0R register *******************/
2232 #define CAN_RI0R_RTR_Pos (1U)
2233 #define CAN_RI0R_RTR_Msk (0x1U << CAN_RI0R_RTR_Pos) /*!< 0x00000002 */
2234 #define CAN_RI0R_RTR CAN_RI0R_RTR_Msk /*!<Remote Transmission Request */
2235 #define CAN_RI0R_IDE_Pos (2U)
2236 #define CAN_RI0R_IDE_Msk (0x1U << CAN_RI0R_IDE_Pos) /*!< 0x00000004 */
2237 #define CAN_RI0R_IDE CAN_RI0R_IDE_Msk /*!<Identifier Extension */
2238 #define CAN_RI0R_EXID_Pos (3U)
2239 #define CAN_RI0R_EXID_Msk (0x3FFFFU << CAN_RI0R_EXID_Pos) /*!< 0x001FFFF8 */
2240 #define CAN_RI0R_EXID CAN_RI0R_EXID_Msk /*!<Extended Identifier */
2241 #define CAN_RI0R_STID_Pos (21U)
2242 #define CAN_RI0R_STID_Msk (0x7FFU << CAN_RI0R_STID_Pos) /*!< 0xFFE00000 */
2243 #define CAN_RI0R_STID CAN_RI0R_STID_Msk /*!<Standard Identifier or Extended Identifier */
2244
2245 /******************* Bit definition for CAN_RDT0R register ******************/
2246 #define CAN_RDT0R_DLC_Pos (0U)
2247 #define CAN_RDT0R_DLC_Msk (0xFU << CAN_RDT0R_DLC_Pos) /*!< 0x0000000F */
2248 #define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk /*!<Data Length Code */
2249 #define CAN_RDT0R_FMI_Pos (8U)
2250 #define CAN_RDT0R_FMI_Msk (0xFFU << CAN_RDT0R_FMI_Pos) /*!< 0x0000FF00 */
2251 #define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk /*!<Filter Match Index */
2252 #define CAN_RDT0R_TIME_Pos (16U)
2253 #define CAN_RDT0R_TIME_Msk (0xFFFFU << CAN_RDT0R_TIME_Pos) /*!< 0xFFFF0000 */
2254 #define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk /*!<Message Time Stamp */
2255
2256 /******************* Bit definition for CAN_RDL0R register ******************/
2257 #define CAN_RDL0R_DATA0_Pos (0U)
2258 #define CAN_RDL0R_DATA0_Msk (0xFFU << CAN_RDL0R_DATA0_Pos) /*!< 0x000000FF */
2259 #define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk /*!<Data byte 0 */
2260 #define CAN_RDL0R_DATA1_Pos (8U)
2261 #define CAN_RDL0R_DATA1_Msk (0xFFU << CAN_RDL0R_DATA1_Pos) /*!< 0x0000FF00 */
2262 #define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk /*!<Data byte 1 */
2263 #define CAN_RDL0R_DATA2_Pos (16U)
2264 #define CAN_RDL0R_DATA2_Msk (0xFFU << CAN_RDL0R_DATA2_Pos) /*!< 0x00FF0000 */
2265 #define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk /*!<Data byte 2 */
2266 #define CAN_RDL0R_DATA3_Pos (24U)
2267 #define CAN_RDL0R_DATA3_Msk (0xFFU << CAN_RDL0R_DATA3_Pos) /*!< 0xFF000000 */
2268 #define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk /*!<Data byte 3 */
2269
2270 /******************* Bit definition for CAN_RDH0R register ******************/
2271 #define CAN_RDH0R_DATA4_Pos (0U)
2272 #define CAN_RDH0R_DATA4_Msk (0xFFU << CAN_RDH0R_DATA4_Pos) /*!< 0x000000FF */
2273 #define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk /*!<Data byte 4 */
2274 #define CAN_RDH0R_DATA5_Pos (8U)
2275 #define CAN_RDH0R_DATA5_Msk (0xFFU << CAN_RDH0R_DATA5_Pos) /*!< 0x0000FF00 */
2276 #define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk /*!<Data byte 5 */
2277 #define CAN_RDH0R_DATA6_Pos (16U)
2278 #define CAN_RDH0R_DATA6_Msk (0xFFU << CAN_RDH0R_DATA6_Pos) /*!< 0x00FF0000 */
2279 #define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk /*!<Data byte 6 */
2280 #define CAN_RDH0R_DATA7_Pos (24U)
2281 #define CAN_RDH0R_DATA7_Msk (0xFFU << CAN_RDH0R_DATA7_Pos) /*!< 0xFF000000 */
2282 #define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk /*!<Data byte 7 */
2283
2284 /******************* Bit definition for CAN_RI1R register *******************/
2285 #define CAN_RI1R_RTR_Pos (1U)
2286 #define CAN_RI1R_RTR_Msk (0x1U << CAN_RI1R_RTR_Pos) /*!< 0x00000002 */
2287 #define CAN_RI1R_RTR CAN_RI1R_RTR_Msk /*!<Remote Transmission Request */
2288 #define CAN_RI1R_IDE_Pos (2U)
2289 #define CAN_RI1R_IDE_Msk (0x1U << CAN_RI1R_IDE_Pos) /*!< 0x00000004 */
2290 #define CAN_RI1R_IDE CAN_RI1R_IDE_Msk /*!<Identifier Extension */
2291 #define CAN_RI1R_EXID_Pos (3U)
2292 #define CAN_RI1R_EXID_Msk (0x3FFFFU << CAN_RI1R_EXID_Pos) /*!< 0x001FFFF8 */
2293 #define CAN_RI1R_EXID CAN_RI1R_EXID_Msk /*!<Extended identifier */
2294 #define CAN_RI1R_STID_Pos (21U)
2295 #define CAN_RI1R_STID_Msk (0x7FFU << CAN_RI1R_STID_Pos) /*!< 0xFFE00000 */
2296 #define CAN_RI1R_STID CAN_RI1R_STID_Msk /*!<Standard Identifier or Extended Identifier */
2297
2298 /******************* Bit definition for CAN_RDT1R register ******************/
2299 #define CAN_RDT1R_DLC_Pos (0U)
2300 #define CAN_RDT1R_DLC_Msk (0xFU << CAN_RDT1R_DLC_Pos) /*!< 0x0000000F */
2301 #define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk /*!<Data Length Code */
2302 #define CAN_RDT1R_FMI_Pos (8U)
2303 #define CAN_RDT1R_FMI_Msk (0xFFU << CAN_RDT1R_FMI_Pos) /*!< 0x0000FF00 */
2304 #define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk /*!<Filter Match Index */
2305 #define CAN_RDT1R_TIME_Pos (16U)
2306 #define CAN_RDT1R_TIME_Msk (0xFFFFU << CAN_RDT1R_TIME_Pos) /*!< 0xFFFF0000 */
2307 #define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk /*!<Message Time Stamp */
2308
2309 /******************* Bit definition for CAN_RDL1R register ******************/
2310 #define CAN_RDL1R_DATA0_Pos (0U)
2311 #define CAN_RDL1R_DATA0_Msk (0xFFU << CAN_RDL1R_DATA0_Pos) /*!< 0x000000FF */
2312 #define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk /*!<Data byte 0 */
2313 #define CAN_RDL1R_DATA1_Pos (8U)
2314 #define CAN_RDL1R_DATA1_Msk (0xFFU << CAN_RDL1R_DATA1_Pos) /*!< 0x0000FF00 */
2315 #define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk /*!<Data byte 1 */
2316 #define CAN_RDL1R_DATA2_Pos (16U)
2317 #define CAN_RDL1R_DATA2_Msk (0xFFU << CAN_RDL1R_DATA2_Pos) /*!< 0x00FF0000 */
2318 #define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk /*!<Data byte 2 */
2319 #define CAN_RDL1R_DATA3_Pos (24U)
2320 #define CAN_RDL1R_DATA3_Msk (0xFFU << CAN_RDL1R_DATA3_Pos) /*!< 0xFF000000 */
2321 #define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk /*!<Data byte 3 */
2322
2323 /******************* Bit definition for CAN_RDH1R register ******************/
2324 #define CAN_RDH1R_DATA4_Pos (0U)
2325 #define CAN_RDH1R_DATA4_Msk (0xFFU << CAN_RDH1R_DATA4_Pos) /*!< 0x000000FF */
2326 #define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk /*!<Data byte 4 */
2327 #define CAN_RDH1R_DATA5_Pos (8U)
2328 #define CAN_RDH1R_DATA5_Msk (0xFFU << CAN_RDH1R_DATA5_Pos) /*!< 0x0000FF00 */
2329 #define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk /*!<Data byte 5 */
2330 #define CAN_RDH1R_DATA6_Pos (16U)
2331 #define CAN_RDH1R_DATA6_Msk (0xFFU << CAN_RDH1R_DATA6_Pos) /*!< 0x00FF0000 */
2332 #define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk /*!<Data byte 6 */
2333 #define CAN_RDH1R_DATA7_Pos (24U)
2334 #define CAN_RDH1R_DATA7_Msk (0xFFU << CAN_RDH1R_DATA7_Pos) /*!< 0xFF000000 */
2335 #define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk /*!<Data byte 7 */
2336
2337 /*!<CAN filter registers */
2338 /******************* Bit definition for CAN_FMR register ********************/
2339 #define CAN_FMR_FINIT_Pos (0U)
2340 #define CAN_FMR_FINIT_Msk (0x1U << CAN_FMR_FINIT_Pos) /*!< 0x00000001 */
2341 #define CAN_FMR_FINIT CAN_FMR_FINIT_Msk /*!<Filter Init Mode */
2342 #define CAN_FMR_CAN2SB_Pos (8U)
2343 #define CAN_FMR_CAN2SB_Msk (0x3FU << CAN_FMR_CAN2SB_Pos) /*!< 0x00003F00 */
2344 #define CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk /*!<CAN2 start bank */
2345
2346 /******************* Bit definition for CAN_FM1R register *******************/
2347 #define CAN_FM1R_FBM_Pos (0U)
2348 #define CAN_FM1R_FBM_Msk (0xFFFFFFFU << CAN_FM1R_FBM_Pos) /*!< 0x0FFFFFFF */
2349 #define CAN_FM1R_FBM CAN_FM1R_FBM_Msk /*!<Filter Mode */
2350 #define CAN_FM1R_FBM0_Pos (0U)
2351 #define CAN_FM1R_FBM0_Msk (0x1U << CAN_FM1R_FBM0_Pos) /*!< 0x00000001 */
2352 #define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk /*!<Filter Init Mode bit 0 */
2353 #define CAN_FM1R_FBM1_Pos (1U)
2354 #define CAN_FM1R_FBM1_Msk (0x1U << CAN_FM1R_FBM1_Pos) /*!< 0x00000002 */
2355 #define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk /*!<Filter Init Mode bit 1 */
2356 #define CAN_FM1R_FBM2_Pos (2U)
2357 #define CAN_FM1R_FBM2_Msk (0x1U << CAN_FM1R_FBM2_Pos) /*!< 0x00000004 */
2358 #define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk /*!<Filter Init Mode bit 2 */
2359 #define CAN_FM1R_FBM3_Pos (3U)
2360 #define CAN_FM1R_FBM3_Msk (0x1U << CAN_FM1R_FBM3_Pos) /*!< 0x00000008 */
2361 #define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk /*!<Filter Init Mode bit 3 */
2362 #define CAN_FM1R_FBM4_Pos (4U)
2363 #define CAN_FM1R_FBM4_Msk (0x1U << CAN_FM1R_FBM4_Pos) /*!< 0x00000010 */
2364 #define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk /*!<Filter Init Mode bit 4 */
2365 #define CAN_FM1R_FBM5_Pos (5U)
2366 #define CAN_FM1R_FBM5_Msk (0x1U << CAN_FM1R_FBM5_Pos) /*!< 0x00000020 */
2367 #define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk /*!<Filter Init Mode bit 5 */
2368 #define CAN_FM1R_FBM6_Pos (6U)
2369 #define CAN_FM1R_FBM6_Msk (0x1U << CAN_FM1R_FBM6_Pos) /*!< 0x00000040 */
2370 #define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk /*!<Filter Init Mode bit 6 */
2371 #define CAN_FM1R_FBM7_Pos (7U)
2372 #define CAN_FM1R_FBM7_Msk (0x1U << CAN_FM1R_FBM7_Pos) /*!< 0x00000080 */
2373 #define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk /*!<Filter Init Mode bit 7 */
2374 #define CAN_FM1R_FBM8_Pos (8U)
2375 #define CAN_FM1R_FBM8_Msk (0x1U << CAN_FM1R_FBM8_Pos) /*!< 0x00000100 */
2376 #define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk /*!<Filter Init Mode bit 8 */
2377 #define CAN_FM1R_FBM9_Pos (9U)
2378 #define CAN_FM1R_FBM9_Msk (0x1U << CAN_FM1R_FBM9_Pos) /*!< 0x00000200 */
2379 #define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk /*!<Filter Init Mode bit 9 */
2380 #define CAN_FM1R_FBM10_Pos (10U)
2381 #define CAN_FM1R_FBM10_Msk (0x1U << CAN_FM1R_FBM10_Pos) /*!< 0x00000400 */
2382 #define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk /*!<Filter Init Mode bit 10 */
2383 #define CAN_FM1R_FBM11_Pos (11U)
2384 #define CAN_FM1R_FBM11_Msk (0x1U << CAN_FM1R_FBM11_Pos) /*!< 0x00000800 */
2385 #define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk /*!<Filter Init Mode bit 11 */
2386 #define CAN_FM1R_FBM12_Pos (12U)
2387 #define CAN_FM1R_FBM12_Msk (0x1U << CAN_FM1R_FBM12_Pos) /*!< 0x00001000 */
2388 #define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk /*!<Filter Init Mode bit 12 */
2389 #define CAN_FM1R_FBM13_Pos (13U)
2390 #define CAN_FM1R_FBM13_Msk (0x1U << CAN_FM1R_FBM13_Pos) /*!< 0x00002000 */
2391 #define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk /*!<Filter Init Mode bit 13 */
2392 #define CAN_FM1R_FBM14_Pos (14U)
2393 #define CAN_FM1R_FBM14_Msk (0x1U << CAN_FM1R_FBM14_Pos) /*!< 0x00004000 */
2394 #define CAN_FM1R_FBM14 CAN_FM1R_FBM14_Msk /*!<Filter Init Mode bit 14 */
2395 #define CAN_FM1R_FBM15_Pos (15U)
2396 #define CAN_FM1R_FBM15_Msk (0x1U << CAN_FM1R_FBM15_Pos) /*!< 0x00008000 */
2397 #define CAN_FM1R_FBM15 CAN_FM1R_FBM15_Msk /*!<Filter Init Mode bit 15 */
2398 #define CAN_FM1R_FBM16_Pos (16U)
2399 #define CAN_FM1R_FBM16_Msk (0x1U << CAN_FM1R_FBM16_Pos) /*!< 0x00010000 */
2400 #define CAN_FM1R_FBM16 CAN_FM1R_FBM16_Msk /*!<Filter Init Mode bit 16 */
2401 #define CAN_FM1R_FBM17_Pos (17U)
2402 #define CAN_FM1R_FBM17_Msk (0x1U << CAN_FM1R_FBM17_Pos) /*!< 0x00020000 */
2403 #define CAN_FM1R_FBM17 CAN_FM1R_FBM17_Msk /*!<Filter Init Mode bit 17 */
2404 #define CAN_FM1R_FBM18_Pos (18U)
2405 #define CAN_FM1R_FBM18_Msk (0x1U << CAN_FM1R_FBM18_Pos) /*!< 0x00040000 */
2406 #define CAN_FM1R_FBM18 CAN_FM1R_FBM18_Msk /*!<Filter Init Mode bit 18 */
2407 #define CAN_FM1R_FBM19_Pos (19U)
2408 #define CAN_FM1R_FBM19_Msk (0x1U << CAN_FM1R_FBM19_Pos) /*!< 0x00080000 */
2409 #define CAN_FM1R_FBM19 CAN_FM1R_FBM19_Msk /*!<Filter Init Mode bit 19 */
2410 #define CAN_FM1R_FBM20_Pos (20U)
2411 #define CAN_FM1R_FBM20_Msk (0x1U << CAN_FM1R_FBM20_Pos) /*!< 0x00100000 */
2412 #define CAN_FM1R_FBM20 CAN_FM1R_FBM20_Msk /*!<Filter Init Mode bit 20 */
2413 #define CAN_FM1R_FBM21_Pos (21U)
2414 #define CAN_FM1R_FBM21_Msk (0x1U << CAN_FM1R_FBM21_Pos) /*!< 0x00200000 */
2415 #define CAN_FM1R_FBM21 CAN_FM1R_FBM21_Msk /*!<Filter Init Mode bit 21 */
2416 #define CAN_FM1R_FBM22_Pos (22U)
2417 #define CAN_FM1R_FBM22_Msk (0x1U << CAN_FM1R_FBM22_Pos) /*!< 0x00400000 */
2418 #define CAN_FM1R_FBM22 CAN_FM1R_FBM22_Msk /*!<Filter Init Mode bit 22 */
2419 #define CAN_FM1R_FBM23_Pos (23U)
2420 #define CAN_FM1R_FBM23_Msk (0x1U << CAN_FM1R_FBM23_Pos) /*!< 0x00800000 */
2421 #define CAN_FM1R_FBM23 CAN_FM1R_FBM23_Msk /*!<Filter Init Mode bit 23 */
2422 #define CAN_FM1R_FBM24_Pos (24U)
2423 #define CAN_FM1R_FBM24_Msk (0x1U << CAN_FM1R_FBM24_Pos) /*!< 0x01000000 */
2424 #define CAN_FM1R_FBM24 CAN_FM1R_FBM24_Msk /*!<Filter Init Mode bit 24 */
2425 #define CAN_FM1R_FBM25_Pos (25U)
2426 #define CAN_FM1R_FBM25_Msk (0x1U << CAN_FM1R_FBM25_Pos) /*!< 0x02000000 */
2427 #define CAN_FM1R_FBM25 CAN_FM1R_FBM25_Msk /*!<Filter Init Mode bit 25 */
2428 #define CAN_FM1R_FBM26_Pos (26U)
2429 #define CAN_FM1R_FBM26_Msk (0x1U << CAN_FM1R_FBM26_Pos) /*!< 0x04000000 */
2430 #define CAN_FM1R_FBM26 CAN_FM1R_FBM26_Msk /*!<Filter Init Mode bit 26 */
2431 #define CAN_FM1R_FBM27_Pos (27U)
2432 #define CAN_FM1R_FBM27_Msk (0x1U << CAN_FM1R_FBM27_Pos) /*!< 0x08000000 */
2433 #define CAN_FM1R_FBM27 CAN_FM1R_FBM27_Msk /*!<Filter Init Mode bit 27 */
2434
2435 /******************* Bit definition for CAN_FS1R register *******************/
2436 #define CAN_FS1R_FSC_Pos (0U)
2437 #define CAN_FS1R_FSC_Msk (0xFFFFFFFU << CAN_FS1R_FSC_Pos) /*!< 0x0FFFFFFF */
2438 #define CAN_FS1R_FSC CAN_FS1R_FSC_Msk /*!<Filter Scale Configuration */
2439 #define CAN_FS1R_FSC0_Pos (0U)
2440 #define CAN_FS1R_FSC0_Msk (0x1U << CAN_FS1R_FSC0_Pos) /*!< 0x00000001 */
2441 #define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk /*!<Filter Scale Configuration bit 0 */
2442 #define CAN_FS1R_FSC1_Pos (1U)
2443 #define CAN_FS1R_FSC1_Msk (0x1U << CAN_FS1R_FSC1_Pos) /*!< 0x00000002 */
2444 #define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk /*!<Filter Scale Configuration bit 1 */
2445 #define CAN_FS1R_FSC2_Pos (2U)
2446 #define CAN_FS1R_FSC2_Msk (0x1U << CAN_FS1R_FSC2_Pos) /*!< 0x00000004 */
2447 #define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk /*!<Filter Scale Configuration bit 2 */
2448 #define CAN_FS1R_FSC3_Pos (3U)
2449 #define CAN_FS1R_FSC3_Msk (0x1U << CAN_FS1R_FSC3_Pos) /*!< 0x00000008 */
2450 #define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk /*!<Filter Scale Configuration bit 3 */
2451 #define CAN_FS1R_FSC4_Pos (4U)
2452 #define CAN_FS1R_FSC4_Msk (0x1U << CAN_FS1R_FSC4_Pos) /*!< 0x00000010 */
2453 #define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk /*!<Filter Scale Configuration bit 4 */
2454 #define CAN_FS1R_FSC5_Pos (5U)
2455 #define CAN_FS1R_FSC5_Msk (0x1U << CAN_FS1R_FSC5_Pos) /*!< 0x00000020 */
2456 #define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk /*!<Filter Scale Configuration bit 5 */
2457 #define CAN_FS1R_FSC6_Pos (6U)
2458 #define CAN_FS1R_FSC6_Msk (0x1U << CAN_FS1R_FSC6_Pos) /*!< 0x00000040 */
2459 #define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk /*!<Filter Scale Configuration bit 6 */
2460 #define CAN_FS1R_FSC7_Pos (7U)
2461 #define CAN_FS1R_FSC7_Msk (0x1U << CAN_FS1R_FSC7_Pos) /*!< 0x00000080 */
2462 #define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk /*!<Filter Scale Configuration bit 7 */
2463 #define CAN_FS1R_FSC8_Pos (8U)
2464 #define CAN_FS1R_FSC8_Msk (0x1U << CAN_FS1R_FSC8_Pos) /*!< 0x00000100 */
2465 #define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk /*!<Filter Scale Configuration bit 8 */
2466 #define CAN_FS1R_FSC9_Pos (9U)
2467 #define CAN_FS1R_FSC9_Msk (0x1U << CAN_FS1R_FSC9_Pos) /*!< 0x00000200 */
2468 #define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk /*!<Filter Scale Configuration bit 9 */
2469 #define CAN_FS1R_FSC10_Pos (10U)
2470 #define CAN_FS1R_FSC10_Msk (0x1U << CAN_FS1R_FSC10_Pos) /*!< 0x00000400 */
2471 #define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk /*!<Filter Scale Configuration bit 10 */
2472 #define CAN_FS1R_FSC11_Pos (11U)
2473 #define CAN_FS1R_FSC11_Msk (0x1U << CAN_FS1R_FSC11_Pos) /*!< 0x00000800 */
2474 #define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk /*!<Filter Scale Configuration bit 11 */
2475 #define CAN_FS1R_FSC12_Pos (12U)
2476 #define CAN_FS1R_FSC12_Msk (0x1U << CAN_FS1R_FSC12_Pos) /*!< 0x00001000 */
2477 #define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk /*!<Filter Scale Configuration bit 12 */
2478 #define CAN_FS1R_FSC13_Pos (13U)
2479 #define CAN_FS1R_FSC13_Msk (0x1U << CAN_FS1R_FSC13_Pos) /*!< 0x00002000 */
2480 #define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk /*!<Filter Scale Configuration bit 13 */
2481 #define CAN_FS1R_FSC14_Pos (14U)
2482 #define CAN_FS1R_FSC14_Msk (0x1U << CAN_FS1R_FSC14_Pos) /*!< 0x00004000 */
2483 #define CAN_FS1R_FSC14 CAN_FS1R_FSC14_Msk /*!<Filter Scale Configuration bit 14 */
2484 #define CAN_FS1R_FSC15_Pos (15U)
2485 #define CAN_FS1R_FSC15_Msk (0x1U << CAN_FS1R_FSC15_Pos) /*!< 0x00008000 */
2486 #define CAN_FS1R_FSC15 CAN_FS1R_FSC15_Msk /*!<Filter Scale Configuration bit 15 */
2487 #define CAN_FS1R_FSC16_Pos (16U)
2488 #define CAN_FS1R_FSC16_Msk (0x1U << CAN_FS1R_FSC16_Pos) /*!< 0x00010000 */
2489 #define CAN_FS1R_FSC16 CAN_FS1R_FSC16_Msk /*!<Filter Scale Configuration bit 16 */
2490 #define CAN_FS1R_FSC17_Pos (17U)
2491 #define CAN_FS1R_FSC17_Msk (0x1U << CAN_FS1R_FSC17_Pos) /*!< 0x00020000 */
2492 #define CAN_FS1R_FSC17 CAN_FS1R_FSC17_Msk /*!<Filter Scale Configuration bit 17 */
2493 #define CAN_FS1R_FSC18_Pos (18U)
2494 #define CAN_FS1R_FSC18_Msk (0x1U << CAN_FS1R_FSC18_Pos) /*!< 0x00040000 */
2495 #define CAN_FS1R_FSC18 CAN_FS1R_FSC18_Msk /*!<Filter Scale Configuration bit 18 */
2496 #define CAN_FS1R_FSC19_Pos (19U)
2497 #define CAN_FS1R_FSC19_Msk (0x1U << CAN_FS1R_FSC19_Pos) /*!< 0x00080000 */
2498 #define CAN_FS1R_FSC19 CAN_FS1R_FSC19_Msk /*!<Filter Scale Configuration bit 19 */
2499 #define CAN_FS1R_FSC20_Pos (20U)
2500 #define CAN_FS1R_FSC20_Msk (0x1U << CAN_FS1R_FSC20_Pos) /*!< 0x00100000 */
2501 #define CAN_FS1R_FSC20 CAN_FS1R_FSC20_Msk /*!<Filter Scale Configuration bit 20 */
2502 #define CAN_FS1R_FSC21_Pos (21U)
2503 #define CAN_FS1R_FSC21_Msk (0x1U << CAN_FS1R_FSC21_Pos) /*!< 0x00200000 */
2504 #define CAN_FS1R_FSC21 CAN_FS1R_FSC21_Msk /*!<Filter Scale Configuration bit 21 */
2505 #define CAN_FS1R_FSC22_Pos (22U)
2506 #define CAN_FS1R_FSC22_Msk (0x1U << CAN_FS1R_FSC22_Pos) /*!< 0x00400000 */
2507 #define CAN_FS1R_FSC22 CAN_FS1R_FSC22_Msk /*!<Filter Scale Configuration bit 22 */
2508 #define CAN_FS1R_FSC23_Pos (23U)
2509 #define CAN_FS1R_FSC23_Msk (0x1U << CAN_FS1R_FSC23_Pos) /*!< 0x00800000 */
2510 #define CAN_FS1R_FSC23 CAN_FS1R_FSC23_Msk /*!<Filter Scale Configuration bit 23 */
2511 #define CAN_FS1R_FSC24_Pos (24U)
2512 #define CAN_FS1R_FSC24_Msk (0x1U << CAN_FS1R_FSC24_Pos) /*!< 0x01000000 */
2513 #define CAN_FS1R_FSC24 CAN_FS1R_FSC24_Msk /*!<Filter Scale Configuration bit 24 */
2514 #define CAN_FS1R_FSC25_Pos (25U)
2515 #define CAN_FS1R_FSC25_Msk (0x1U << CAN_FS1R_FSC25_Pos) /*!< 0x02000000 */
2516 #define CAN_FS1R_FSC25 CAN_FS1R_FSC25_Msk /*!<Filter Scale Configuration bit 25 */
2517 #define CAN_FS1R_FSC26_Pos (26U)
2518 #define CAN_FS1R_FSC26_Msk (0x1U << CAN_FS1R_FSC26_Pos) /*!< 0x04000000 */
2519 #define CAN_FS1R_FSC26 CAN_FS1R_FSC26_Msk /*!<Filter Scale Configuration bit 26 */
2520 #define CAN_FS1R_FSC27_Pos (27U)
2521 #define CAN_FS1R_FSC27_Msk (0x1U << CAN_FS1R_FSC27_Pos) /*!< 0x08000000 */
2522 #define CAN_FS1R_FSC27 CAN_FS1R_FSC27_Msk /*!<Filter Scale Configuration bit 27 */
2523
2524 /****************** Bit definition for CAN_FFA1R register *******************/
2525 #define CAN_FFA1R_FFA_Pos (0U)
2526 #define CAN_FFA1R_FFA_Msk (0xFFFFFFFU << CAN_FFA1R_FFA_Pos) /*!< 0x0FFFFFFF */
2527 #define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk /*!<Filter FIFO Assignment */
2528 #define CAN_FFA1R_FFA0_Pos (0U)
2529 #define CAN_FFA1R_FFA0_Msk (0x1U << CAN_FFA1R_FFA0_Pos) /*!< 0x00000001 */
2530 #define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk /*!<Filter FIFO Assignment bit 0 */
2531 #define CAN_FFA1R_FFA1_Pos (1U)
2532 #define CAN_FFA1R_FFA1_Msk (0x1U << CAN_FFA1R_FFA1_Pos) /*!< 0x00000002 */
2533 #define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk /*!<Filter FIFO Assignment bit 1 */
2534 #define CAN_FFA1R_FFA2_Pos (2U)
2535 #define CAN_FFA1R_FFA2_Msk (0x1U << CAN_FFA1R_FFA2_Pos) /*!< 0x00000004 */
2536 #define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk /*!<Filter FIFO Assignment bit 2 */
2537 #define CAN_FFA1R_FFA3_Pos (3U)
2538 #define CAN_FFA1R_FFA3_Msk (0x1U << CAN_FFA1R_FFA3_Pos) /*!< 0x00000008 */
2539 #define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk /*!<Filter FIFO Assignment bit 3 */
2540 #define CAN_FFA1R_FFA4_Pos (4U)
2541 #define CAN_FFA1R_FFA4_Msk (0x1U << CAN_FFA1R_FFA4_Pos) /*!< 0x00000010 */
2542 #define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk /*!<Filter FIFO Assignment bit 4 */
2543 #define CAN_FFA1R_FFA5_Pos (5U)
2544 #define CAN_FFA1R_FFA5_Msk (0x1U << CAN_FFA1R_FFA5_Pos) /*!< 0x00000020 */
2545 #define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk /*!<Filter FIFO Assignment bit 5 */
2546 #define CAN_FFA1R_FFA6_Pos (6U)
2547 #define CAN_FFA1R_FFA6_Msk (0x1U << CAN_FFA1R_FFA6_Pos) /*!< 0x00000040 */
2548 #define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk /*!<Filter FIFO Assignment bit 6 */
2549 #define CAN_FFA1R_FFA7_Pos (7U)
2550 #define CAN_FFA1R_FFA7_Msk (0x1U << CAN_FFA1R_FFA7_Pos) /*!< 0x00000080 */
2551 #define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk /*!<Filter FIFO Assignment bit 7 */
2552 #define CAN_FFA1R_FFA8_Pos (8U)
2553 #define CAN_FFA1R_FFA8_Msk (0x1U << CAN_FFA1R_FFA8_Pos) /*!< 0x00000100 */
2554 #define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk /*!<Filter FIFO Assignment bit 8 */
2555 #define CAN_FFA1R_FFA9_Pos (9U)
2556 #define CAN_FFA1R_FFA9_Msk (0x1U << CAN_FFA1R_FFA9_Pos) /*!< 0x00000200 */
2557 #define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk /*!<Filter FIFO Assignment bit 9 */
2558 #define CAN_FFA1R_FFA10_Pos (10U)
2559 #define CAN_FFA1R_FFA10_Msk (0x1U << CAN_FFA1R_FFA10_Pos) /*!< 0x00000400 */
2560 #define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk /*!<Filter FIFO Assignment bit 10 */
2561 #define CAN_FFA1R_FFA11_Pos (11U)
2562 #define CAN_FFA1R_FFA11_Msk (0x1U << CAN_FFA1R_FFA11_Pos) /*!< 0x00000800 */
2563 #define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk /*!<Filter FIFO Assignment bit 11 */
2564 #define CAN_FFA1R_FFA12_Pos (12U)
2565 #define CAN_FFA1R_FFA12_Msk (0x1U << CAN_FFA1R_FFA12_Pos) /*!< 0x00001000 */
2566 #define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk /*!<Filter FIFO Assignment bit 12 */
2567 #define CAN_FFA1R_FFA13_Pos (13U)
2568 #define CAN_FFA1R_FFA13_Msk (0x1U << CAN_FFA1R_FFA13_Pos) /*!< 0x00002000 */
2569 #define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk /*!<Filter FIFO Assignment bit 13 */
2570 #define CAN_FFA1R_FFA14_Pos (14U)
2571 #define CAN_FFA1R_FFA14_Msk (0x1U << CAN_FFA1R_FFA14_Pos) /*!< 0x00004000 */
2572 #define CAN_FFA1R_FFA14 CAN_FFA1R_FFA14_Msk /*!<Filter FIFO Assignment bit 14 */
2573 #define CAN_FFA1R_FFA15_Pos (15U)
2574 #define CAN_FFA1R_FFA15_Msk (0x1U << CAN_FFA1R_FFA15_Pos) /*!< 0x00008000 */
2575 #define CAN_FFA1R_FFA15 CAN_FFA1R_FFA15_Msk /*!<Filter FIFO Assignment bit 15 */
2576 #define CAN_FFA1R_FFA16_Pos (16U)
2577 #define CAN_FFA1R_FFA16_Msk (0x1U << CAN_FFA1R_FFA16_Pos) /*!< 0x00010000 */
2578 #define CAN_FFA1R_FFA16 CAN_FFA1R_FFA16_Msk /*!<Filter FIFO Assignment bit 16 */
2579 #define CAN_FFA1R_FFA17_Pos (17U)
2580 #define CAN_FFA1R_FFA17_Msk (0x1U << CAN_FFA1R_FFA17_Pos) /*!< 0x00020000 */
2581 #define CAN_FFA1R_FFA17 CAN_FFA1R_FFA17_Msk /*!<Filter FIFO Assignment bit 17 */
2582 #define CAN_FFA1R_FFA18_Pos (18U)
2583 #define CAN_FFA1R_FFA18_Msk (0x1U << CAN_FFA1R_FFA18_Pos) /*!< 0x00040000 */
2584 #define CAN_FFA1R_FFA18 CAN_FFA1R_FFA18_Msk /*!<Filter FIFO Assignment bit 18 */
2585 #define CAN_FFA1R_FFA19_Pos (19U)
2586 #define CAN_FFA1R_FFA19_Msk (0x1U << CAN_FFA1R_FFA19_Pos) /*!< 0x00080000 */
2587 #define CAN_FFA1R_FFA19 CAN_FFA1R_FFA19_Msk /*!<Filter FIFO Assignment bit 19 */
2588 #define CAN_FFA1R_FFA20_Pos (20U)
2589 #define CAN_FFA1R_FFA20_Msk (0x1U << CAN_FFA1R_FFA20_Pos) /*!< 0x00100000 */
2590 #define CAN_FFA1R_FFA20 CAN_FFA1R_FFA20_Msk /*!<Filter FIFO Assignment bit 20 */
2591 #define CAN_FFA1R_FFA21_Pos (21U)
2592 #define CAN_FFA1R_FFA21_Msk (0x1U << CAN_FFA1R_FFA21_Pos) /*!< 0x00200000 */
2593 #define CAN_FFA1R_FFA21 CAN_FFA1R_FFA21_Msk /*!<Filter FIFO Assignment bit 21 */
2594 #define CAN_FFA1R_FFA22_Pos (22U)
2595 #define CAN_FFA1R_FFA22_Msk (0x1U << CAN_FFA1R_FFA22_Pos) /*!< 0x00400000 */
2596 #define CAN_FFA1R_FFA22 CAN_FFA1R_FFA22_Msk /*!<Filter FIFO Assignment bit 22 */
2597 #define CAN_FFA1R_FFA23_Pos (23U)
2598 #define CAN_FFA1R_FFA23_Msk (0x1U << CAN_FFA1R_FFA23_Pos) /*!< 0x00800000 */
2599 #define CAN_FFA1R_FFA23 CAN_FFA1R_FFA23_Msk /*!<Filter FIFO Assignment bit 23 */
2600 #define CAN_FFA1R_FFA24_Pos (24U)
2601 #define CAN_FFA1R_FFA24_Msk (0x1U << CAN_FFA1R_FFA24_Pos) /*!< 0x01000000 */
2602 #define CAN_FFA1R_FFA24 CAN_FFA1R_FFA24_Msk /*!<Filter FIFO Assignment bit 24 */
2603 #define CAN_FFA1R_FFA25_Pos (25U)
2604 #define CAN_FFA1R_FFA25_Msk (0x1U << CAN_FFA1R_FFA25_Pos) /*!< 0x02000000 */
2605 #define CAN_FFA1R_FFA25 CAN_FFA1R_FFA25_Msk /*!<Filter FIFO Assignment bit 25 */
2606 #define CAN_FFA1R_FFA26_Pos (26U)
2607 #define CAN_FFA1R_FFA26_Msk (0x1U << CAN_FFA1R_FFA26_Pos) /*!< 0x04000000 */
2608 #define CAN_FFA1R_FFA26 CAN_FFA1R_FFA26_Msk /*!<Filter FIFO Assignment bit 26 */
2609 #define CAN_FFA1R_FFA27_Pos (27U)
2610 #define CAN_FFA1R_FFA27_Msk (0x1U << CAN_FFA1R_FFA27_Pos) /*!< 0x08000000 */
2611 #define CAN_FFA1R_FFA27 CAN_FFA1R_FFA27_Msk /*!<Filter FIFO Assignment bit 27 */
2612
2613 /******************* Bit definition for CAN_FA1R register *******************/
2614 #define CAN_FA1R_FACT_Pos (0U)
2615 #define CAN_FA1R_FACT_Msk (0xFFFFFFFU << CAN_FA1R_FACT_Pos) /*!< 0x0FFFFFFF */
2616 #define CAN_FA1R_FACT CAN_FA1R_FACT_Msk /*!<Filter Active */
2617 #define CAN_FA1R_FACT0_Pos (0U)
2618 #define CAN_FA1R_FACT0_Msk (0x1U << CAN_FA1R_FACT0_Pos) /*!< 0x00000001 */
2619 #define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk /*!<Filter Active bit 0 */
2620 #define CAN_FA1R_FACT1_Pos (1U)
2621 #define CAN_FA1R_FACT1_Msk (0x1U << CAN_FA1R_FACT1_Pos) /*!< 0x00000002 */
2622 #define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk /*!<Filter Active bit 1 */
2623 #define CAN_FA1R_FACT2_Pos (2U)
2624 #define CAN_FA1R_FACT2_Msk (0x1U << CAN_FA1R_FACT2_Pos) /*!< 0x00000004 */
2625 #define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk /*!<Filter Active bit 2 */
2626 #define CAN_FA1R_FACT3_Pos (3U)
2627 #define CAN_FA1R_FACT3_Msk (0x1U << CAN_FA1R_FACT3_Pos) /*!< 0x00000008 */
2628 #define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk /*!<Filter Active bit 3 */
2629 #define CAN_FA1R_FACT4_Pos (4U)
2630 #define CAN_FA1R_FACT4_Msk (0x1U << CAN_FA1R_FACT4_Pos) /*!< 0x00000010 */
2631 #define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk /*!<Filter Active bit 4 */
2632 #define CAN_FA1R_FACT5_Pos (5U)
2633 #define CAN_FA1R_FACT5_Msk (0x1U << CAN_FA1R_FACT5_Pos) /*!< 0x00000020 */
2634 #define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk /*!<Filter Active bit 5 */
2635 #define CAN_FA1R_FACT6_Pos (6U)
2636 #define CAN_FA1R_FACT6_Msk (0x1U << CAN_FA1R_FACT6_Pos) /*!< 0x00000040 */
2637 #define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk /*!<Filter Active bit 6 */
2638 #define CAN_FA1R_FACT7_Pos (7U)
2639 #define CAN_FA1R_FACT7_Msk (0x1U << CAN_FA1R_FACT7_Pos) /*!< 0x00000080 */
2640 #define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk /*!<Filter Active bit 7 */
2641 #define CAN_FA1R_FACT8_Pos (8U)
2642 #define CAN_FA1R_FACT8_Msk (0x1U << CAN_FA1R_FACT8_Pos) /*!< 0x00000100 */
2643 #define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk /*!<Filter Active bit 8 */
2644 #define CAN_FA1R_FACT9_Pos (9U)
2645 #define CAN_FA1R_FACT9_Msk (0x1U << CAN_FA1R_FACT9_Pos) /*!< 0x00000200 */
2646 #define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk /*!<Filter Active bit 9 */
2647 #define CAN_FA1R_FACT10_Pos (10U)
2648 #define CAN_FA1R_FACT10_Msk (0x1U << CAN_FA1R_FACT10_Pos) /*!< 0x00000400 */
2649 #define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk /*!<Filter Active bit 10 */
2650 #define CAN_FA1R_FACT11_Pos (11U)
2651 #define CAN_FA1R_FACT11_Msk (0x1U << CAN_FA1R_FACT11_Pos) /*!< 0x00000800 */
2652 #define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk /*!<Filter Active bit 11 */
2653 #define CAN_FA1R_FACT12_Pos (12U)
2654 #define CAN_FA1R_FACT12_Msk (0x1U << CAN_FA1R_FACT12_Pos) /*!< 0x00001000 */
2655 #define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk /*!<Filter Active bit 12 */
2656 #define CAN_FA1R_FACT13_Pos (13U)
2657 #define CAN_FA1R_FACT13_Msk (0x1U << CAN_FA1R_FACT13_Pos) /*!< 0x00002000 */
2658 #define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk /*!<Filter Active bit 13 */
2659 #define CAN_FA1R_FACT14_Pos (14U)
2660 #define CAN_FA1R_FACT14_Msk (0x1U << CAN_FA1R_FACT14_Pos) /*!< 0x00004000 */
2661 #define CAN_FA1R_FACT14 CAN_FA1R_FACT14_Msk /*!<Filter Active bit 14 */
2662 #define CAN_FA1R_FACT15_Pos (15U)
2663 #define CAN_FA1R_FACT15_Msk (0x1U << CAN_FA1R_FACT15_Pos) /*!< 0x00008000 */
2664 #define CAN_FA1R_FACT15 CAN_FA1R_FACT15_Msk /*!<Filter Active bit 15 */
2665 #define CAN_FA1R_FACT16_Pos (16U)
2666 #define CAN_FA1R_FACT16_Msk (0x1U << CAN_FA1R_FACT16_Pos) /*!< 0x00010000 */
2667 #define CAN_FA1R_FACT16 CAN_FA1R_FACT16_Msk /*!<Filter Active bit 16 */
2668 #define CAN_FA1R_FACT17_Pos (17U)
2669 #define CAN_FA1R_FACT17_Msk (0x1U << CAN_FA1R_FACT17_Pos) /*!< 0x00020000 */
2670 #define CAN_FA1R_FACT17 CAN_FA1R_FACT17_Msk /*!<Filter Active bit 17 */
2671 #define CAN_FA1R_FACT18_Pos (18U)
2672 #define CAN_FA1R_FACT18_Msk (0x1U << CAN_FA1R_FACT18_Pos) /*!< 0x00040000 */
2673 #define CAN_FA1R_FACT18 CAN_FA1R_FACT18_Msk /*!<Filter Active bit 18 */
2674 #define CAN_FA1R_FACT19_Pos (19U)
2675 #define CAN_FA1R_FACT19_Msk (0x1U << CAN_FA1R_FACT19_Pos) /*!< 0x00080000 */
2676 #define CAN_FA1R_FACT19 CAN_FA1R_FACT19_Msk /*!<Filter Active bit 19 */
2677 #define CAN_FA1R_FACT20_Pos (20U)
2678 #define CAN_FA1R_FACT20_Msk (0x1U << CAN_FA1R_FACT20_Pos) /*!< 0x00100000 */
2679 #define CAN_FA1R_FACT20 CAN_FA1R_FACT20_Msk /*!<Filter Active bit 20 */
2680 #define CAN_FA1R_FACT21_Pos (21U)
2681 #define CAN_FA1R_FACT21_Msk (0x1U << CAN_FA1R_FACT21_Pos) /*!< 0x00200000 */
2682 #define CAN_FA1R_FACT21 CAN_FA1R_FACT21_Msk /*!<Filter Active bit 21 */
2683 #define CAN_FA1R_FACT22_Pos (22U)
2684 #define CAN_FA1R_FACT22_Msk (0x1U << CAN_FA1R_FACT22_Pos) /*!< 0x00400000 */
2685 #define CAN_FA1R_FACT22 CAN_FA1R_FACT22_Msk /*!<Filter Active bit 22 */
2686 #define CAN_FA1R_FACT23_Pos (23U)
2687 #define CAN_FA1R_FACT23_Msk (0x1U << CAN_FA1R_FACT23_Pos) /*!< 0x00800000 */
2688 #define CAN_FA1R_FACT23 CAN_FA1R_FACT23_Msk /*!<Filter Active bit 23 */
2689 #define CAN_FA1R_FACT24_Pos (24U)
2690 #define CAN_FA1R_FACT24_Msk (0x1U << CAN_FA1R_FACT24_Pos) /*!< 0x01000000 */
2691 #define CAN_FA1R_FACT24 CAN_FA1R_FACT24_Msk /*!<Filter Active bit 24 */
2692 #define CAN_FA1R_FACT25_Pos (25U)
2693 #define CAN_FA1R_FACT25_Msk (0x1U << CAN_FA1R_FACT25_Pos) /*!< 0x02000000 */
2694 #define CAN_FA1R_FACT25 CAN_FA1R_FACT25_Msk /*!<Filter Active bit 25 */
2695 #define CAN_FA1R_FACT26_Pos (26U)
2696 #define CAN_FA1R_FACT26_Msk (0x1U << CAN_FA1R_FACT26_Pos) /*!< 0x04000000 */
2697 #define CAN_FA1R_FACT26 CAN_FA1R_FACT26_Msk /*!<Filter Active bit 26 */
2698 #define CAN_FA1R_FACT27_Pos (27U)
2699 #define CAN_FA1R_FACT27_Msk (0x1U << CAN_FA1R_FACT27_Pos) /*!< 0x08000000 */
2700 #define CAN_FA1R_FACT27 CAN_FA1R_FACT27_Msk /*!<Filter Active bit 27 */
2701
2702
2703 /******************* Bit definition for CAN_F0R1 register *******************/
2704 #define CAN_F0R1_FB0_Pos (0U)
2705 #define CAN_F0R1_FB0_Msk (0x1U << CAN_F0R1_FB0_Pos) /*!< 0x00000001 */
2706 #define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk /*!<Filter bit 0 */
2707 #define CAN_F0R1_FB1_Pos (1U)
2708 #define CAN_F0R1_FB1_Msk (0x1U << CAN_F0R1_FB1_Pos) /*!< 0x00000002 */
2709 #define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk /*!<Filter bit 1 */
2710 #define CAN_F0R1_FB2_Pos (2U)
2711 #define CAN_F0R1_FB2_Msk (0x1U << CAN_F0R1_FB2_Pos) /*!< 0x00000004 */
2712 #define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk /*!<Filter bit 2 */
2713 #define CAN_F0R1_FB3_Pos (3U)
2714 #define CAN_F0R1_FB3_Msk (0x1U << CAN_F0R1_FB3_Pos) /*!< 0x00000008 */
2715 #define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk /*!<Filter bit 3 */
2716 #define CAN_F0R1_FB4_Pos (4U)
2717 #define CAN_F0R1_FB4_Msk (0x1U << CAN_F0R1_FB4_Pos) /*!< 0x00000010 */
2718 #define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk /*!<Filter bit 4 */
2719 #define CAN_F0R1_FB5_Pos (5U)
2720 #define CAN_F0R1_FB5_Msk (0x1U << CAN_F0R1_FB5_Pos) /*!< 0x00000020 */
2721 #define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk /*!<Filter bit 5 */
2722 #define CAN_F0R1_FB6_Pos (6U)
2723 #define CAN_F0R1_FB6_Msk (0x1U << CAN_F0R1_FB6_Pos) /*!< 0x00000040 */
2724 #define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk /*!<Filter bit 6 */
2725 #define CAN_F0R1_FB7_Pos (7U)
2726 #define CAN_F0R1_FB7_Msk (0x1U << CAN_F0R1_FB7_Pos) /*!< 0x00000080 */
2727 #define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk /*!<Filter bit 7 */
2728 #define CAN_F0R1_FB8_Pos (8U)
2729 #define CAN_F0R1_FB8_Msk (0x1U << CAN_F0R1_FB8_Pos) /*!< 0x00000100 */
2730 #define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk /*!<Filter bit 8 */
2731 #define CAN_F0R1_FB9_Pos (9U)
2732 #define CAN_F0R1_FB9_Msk (0x1U << CAN_F0R1_FB9_Pos) /*!< 0x00000200 */
2733 #define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk /*!<Filter bit 9 */
2734 #define CAN_F0R1_FB10_Pos (10U)
2735 #define CAN_F0R1_FB10_Msk (0x1U << CAN_F0R1_FB10_Pos) /*!< 0x00000400 */
2736 #define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk /*!<Filter bit 10 */
2737 #define CAN_F0R1_FB11_Pos (11U)
2738 #define CAN_F0R1_FB11_Msk (0x1U << CAN_F0R1_FB11_Pos) /*!< 0x00000800 */
2739 #define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk /*!<Filter bit 11 */
2740 #define CAN_F0R1_FB12_Pos (12U)
2741 #define CAN_F0R1_FB12_Msk (0x1U << CAN_F0R1_FB12_Pos) /*!< 0x00001000 */
2742 #define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk /*!<Filter bit 12 */
2743 #define CAN_F0R1_FB13_Pos (13U)
2744 #define CAN_F0R1_FB13_Msk (0x1U << CAN_F0R1_FB13_Pos) /*!< 0x00002000 */
2745 #define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk /*!<Filter bit 13 */
2746 #define CAN_F0R1_FB14_Pos (14U)
2747 #define CAN_F0R1_FB14_Msk (0x1U << CAN_F0R1_FB14_Pos) /*!< 0x00004000 */
2748 #define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk /*!<Filter bit 14 */
2749 #define CAN_F0R1_FB15_Pos (15U)
2750 #define CAN_F0R1_FB15_Msk (0x1U << CAN_F0R1_FB15_Pos) /*!< 0x00008000 */
2751 #define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk /*!<Filter bit 15 */
2752 #define CAN_F0R1_FB16_Pos (16U)
2753 #define CAN_F0R1_FB16_Msk (0x1U << CAN_F0R1_FB16_Pos) /*!< 0x00010000 */
2754 #define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk /*!<Filter bit 16 */
2755 #define CAN_F0R1_FB17_Pos (17U)
2756 #define CAN_F0R1_FB17_Msk (0x1U << CAN_F0R1_FB17_Pos) /*!< 0x00020000 */
2757 #define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk /*!<Filter bit 17 */
2758 #define CAN_F0R1_FB18_Pos (18U)
2759 #define CAN_F0R1_FB18_Msk (0x1U << CAN_F0R1_FB18_Pos) /*!< 0x00040000 */
2760 #define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk /*!<Filter bit 18 */
2761 #define CAN_F0R1_FB19_Pos (19U)
2762 #define CAN_F0R1_FB19_Msk (0x1U << CAN_F0R1_FB19_Pos) /*!< 0x00080000 */
2763 #define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk /*!<Filter bit 19 */
2764 #define CAN_F0R1_FB20_Pos (20U)
2765 #define CAN_F0R1_FB20_Msk (0x1U << CAN_F0R1_FB20_Pos) /*!< 0x00100000 */
2766 #define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk /*!<Filter bit 20 */
2767 #define CAN_F0R1_FB21_Pos (21U)
2768 #define CAN_F0R1_FB21_Msk (0x1U << CAN_F0R1_FB21_Pos) /*!< 0x00200000 */
2769 #define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk /*!<Filter bit 21 */
2770 #define CAN_F0R1_FB22_Pos (22U)
2771 #define CAN_F0R1_FB22_Msk (0x1U << CAN_F0R1_FB22_Pos) /*!< 0x00400000 */
2772 #define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk /*!<Filter bit 22 */
2773 #define CAN_F0R1_FB23_Pos (23U)
2774 #define CAN_F0R1_FB23_Msk (0x1U << CAN_F0R1_FB23_Pos) /*!< 0x00800000 */
2775 #define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk /*!<Filter bit 23 */
2776 #define CAN_F0R1_FB24_Pos (24U)
2777 #define CAN_F0R1_FB24_Msk (0x1U << CAN_F0R1_FB24_Pos) /*!< 0x01000000 */
2778 #define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk /*!<Filter bit 24 */
2779 #define CAN_F0R1_FB25_Pos (25U)
2780 #define CAN_F0R1_FB25_Msk (0x1U << CAN_F0R1_FB25_Pos) /*!< 0x02000000 */
2781 #define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk /*!<Filter bit 25 */
2782 #define CAN_F0R1_FB26_Pos (26U)
2783 #define CAN_F0R1_FB26_Msk (0x1U << CAN_F0R1_FB26_Pos) /*!< 0x04000000 */
2784 #define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk /*!<Filter bit 26 */
2785 #define CAN_F0R1_FB27_Pos (27U)
2786 #define CAN_F0R1_FB27_Msk (0x1U << CAN_F0R1_FB27_Pos) /*!< 0x08000000 */
2787 #define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk /*!<Filter bit 27 */
2788 #define CAN_F0R1_FB28_Pos (28U)
2789 #define CAN_F0R1_FB28_Msk (0x1U << CAN_F0R1_FB28_Pos) /*!< 0x10000000 */
2790 #define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk /*!<Filter bit 28 */
2791 #define CAN_F0R1_FB29_Pos (29U)
2792 #define CAN_F0R1_FB29_Msk (0x1U << CAN_F0R1_FB29_Pos) /*!< 0x20000000 */
2793 #define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk /*!<Filter bit 29 */
2794 #define CAN_F0R1_FB30_Pos (30U)
2795 #define CAN_F0R1_FB30_Msk (0x1U << CAN_F0R1_FB30_Pos) /*!< 0x40000000 */
2796 #define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk /*!<Filter bit 30 */
2797 #define CAN_F0R1_FB31_Pos (31U)
2798 #define CAN_F0R1_FB31_Msk (0x1U << CAN_F0R1_FB31_Pos) /*!< 0x80000000 */
2799 #define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk /*!<Filter bit 31 */
2800
2801 /******************* Bit definition for CAN_F1R1 register *******************/
2802 #define CAN_F1R1_FB0_Pos (0U)
2803 #define CAN_F1R1_FB0_Msk (0x1U << CAN_F1R1_FB0_Pos) /*!< 0x00000001 */
2804 #define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk /*!<Filter bit 0 */
2805 #define CAN_F1R1_FB1_Pos (1U)
2806 #define CAN_F1R1_FB1_Msk (0x1U << CAN_F1R1_FB1_Pos) /*!< 0x00000002 */
2807 #define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk /*!<Filter bit 1 */
2808 #define CAN_F1R1_FB2_Pos (2U)
2809 #define CAN_F1R1_FB2_Msk (0x1U << CAN_F1R1_FB2_Pos) /*!< 0x00000004 */
2810 #define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk /*!<Filter bit 2 */
2811 #define CAN_F1R1_FB3_Pos (3U)
2812 #define CAN_F1R1_FB3_Msk (0x1U << CAN_F1R1_FB3_Pos) /*!< 0x00000008 */
2813 #define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk /*!<Filter bit 3 */
2814 #define CAN_F1R1_FB4_Pos (4U)
2815 #define CAN_F1R1_FB4_Msk (0x1U << CAN_F1R1_FB4_Pos) /*!< 0x00000010 */
2816 #define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk /*!<Filter bit 4 */
2817 #define CAN_F1R1_FB5_Pos (5U)
2818 #define CAN_F1R1_FB5_Msk (0x1U << CAN_F1R1_FB5_Pos) /*!< 0x00000020 */
2819 #define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk /*!<Filter bit 5 */
2820 #define CAN_F1R1_FB6_Pos (6U)
2821 #define CAN_F1R1_FB6_Msk (0x1U << CAN_F1R1_FB6_Pos) /*!< 0x00000040 */
2822 #define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk /*!<Filter bit 6 */
2823 #define CAN_F1R1_FB7_Pos (7U)
2824 #define CAN_F1R1_FB7_Msk (0x1U << CAN_F1R1_FB7_Pos) /*!< 0x00000080 */
2825 #define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk /*!<Filter bit 7 */
2826 #define CAN_F1R1_FB8_Pos (8U)
2827 #define CAN_F1R1_FB8_Msk (0x1U << CAN_F1R1_FB8_Pos) /*!< 0x00000100 */
2828 #define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk /*!<Filter bit 8 */
2829 #define CAN_F1R1_FB9_Pos (9U)
2830 #define CAN_F1R1_FB9_Msk (0x1U << CAN_F1R1_FB9_Pos) /*!< 0x00000200 */
2831 #define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk /*!<Filter bit 9 */
2832 #define CAN_F1R1_FB10_Pos (10U)
2833 #define CAN_F1R1_FB10_Msk (0x1U << CAN_F1R1_FB10_Pos) /*!< 0x00000400 */
2834 #define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk /*!<Filter bit 10 */
2835 #define CAN_F1R1_FB11_Pos (11U)
2836 #define CAN_F1R1_FB11_Msk (0x1U << CAN_F1R1_FB11_Pos) /*!< 0x00000800 */
2837 #define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk /*!<Filter bit 11 */
2838 #define CAN_F1R1_FB12_Pos (12U)
2839 #define CAN_F1R1_FB12_Msk (0x1U << CAN_F1R1_FB12_Pos) /*!< 0x00001000 */
2840 #define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk /*!<Filter bit 12 */
2841 #define CAN_F1R1_FB13_Pos (13U)
2842 #define CAN_F1R1_FB13_Msk (0x1U << CAN_F1R1_FB13_Pos) /*!< 0x00002000 */
2843 #define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk /*!<Filter bit 13 */
2844 #define CAN_F1R1_FB14_Pos (14U)
2845 #define CAN_F1R1_FB14_Msk (0x1U << CAN_F1R1_FB14_Pos) /*!< 0x00004000 */
2846 #define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk /*!<Filter bit 14 */
2847 #define CAN_F1R1_FB15_Pos (15U)
2848 #define CAN_F1R1_FB15_Msk (0x1U << CAN_F1R1_FB15_Pos) /*!< 0x00008000 */
2849 #define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk /*!<Filter bit 15 */
2850 #define CAN_F1R1_FB16_Pos (16U)
2851 #define CAN_F1R1_FB16_Msk (0x1U << CAN_F1R1_FB16_Pos) /*!< 0x00010000 */
2852 #define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk /*!<Filter bit 16 */
2853 #define CAN_F1R1_FB17_Pos (17U)
2854 #define CAN_F1R1_FB17_Msk (0x1U << CAN_F1R1_FB17_Pos) /*!< 0x00020000 */
2855 #define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk /*!<Filter bit 17 */
2856 #define CAN_F1R1_FB18_Pos (18U)
2857 #define CAN_F1R1_FB18_Msk (0x1U << CAN_F1R1_FB18_Pos) /*!< 0x00040000 */
2858 #define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk /*!<Filter bit 18 */
2859 #define CAN_F1R1_FB19_Pos (19U)
2860 #define CAN_F1R1_FB19_Msk (0x1U << CAN_F1R1_FB19_Pos) /*!< 0x00080000 */
2861 #define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk /*!<Filter bit 19 */
2862 #define CAN_F1R1_FB20_Pos (20U)
2863 #define CAN_F1R1_FB20_Msk (0x1U << CAN_F1R1_FB20_Pos) /*!< 0x00100000 */
2864 #define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk /*!<Filter bit 20 */
2865 #define CAN_F1R1_FB21_Pos (21U)
2866 #define CAN_F1R1_FB21_Msk (0x1U << CAN_F1R1_FB21_Pos) /*!< 0x00200000 */
2867 #define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk /*!<Filter bit 21 */
2868 #define CAN_F1R1_FB22_Pos (22U)
2869 #define CAN_F1R1_FB22_Msk (0x1U << CAN_F1R1_FB22_Pos) /*!< 0x00400000 */
2870 #define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk /*!<Filter bit 22 */
2871 #define CAN_F1R1_FB23_Pos (23U)
2872 #define CAN_F1R1_FB23_Msk (0x1U << CAN_F1R1_FB23_Pos) /*!< 0x00800000 */
2873 #define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk /*!<Filter bit 23 */
2874 #define CAN_F1R1_FB24_Pos (24U)
2875 #define CAN_F1R1_FB24_Msk (0x1U << CAN_F1R1_FB24_Pos) /*!< 0x01000000 */
2876 #define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk /*!<Filter bit 24 */
2877 #define CAN_F1R1_FB25_Pos (25U)
2878 #define CAN_F1R1_FB25_Msk (0x1U << CAN_F1R1_FB25_Pos) /*!< 0x02000000 */
2879 #define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk /*!<Filter bit 25 */
2880 #define CAN_F1R1_FB26_Pos (26U)
2881 #define CAN_F1R1_FB26_Msk (0x1U << CAN_F1R1_FB26_Pos) /*!< 0x04000000 */
2882 #define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk /*!<Filter bit 26 */
2883 #define CAN_F1R1_FB27_Pos (27U)
2884 #define CAN_F1R1_FB27_Msk (0x1U << CAN_F1R1_FB27_Pos) /*!< 0x08000000 */
2885 #define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk /*!<Filter bit 27 */
2886 #define CAN_F1R1_FB28_Pos (28U)
2887 #define CAN_F1R1_FB28_Msk (0x1U << CAN_F1R1_FB28_Pos) /*!< 0x10000000 */
2888 #define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk /*!<Filter bit 28 */
2889 #define CAN_F1R1_FB29_Pos (29U)
2890 #define CAN_F1R1_FB29_Msk (0x1U << CAN_F1R1_FB29_Pos) /*!< 0x20000000 */
2891 #define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk /*!<Filter bit 29 */
2892 #define CAN_F1R1_FB30_Pos (30U)
2893 #define CAN_F1R1_FB30_Msk (0x1U << CAN_F1R1_FB30_Pos) /*!< 0x40000000 */
2894 #define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk /*!<Filter bit 30 */
2895 #define CAN_F1R1_FB31_Pos (31U)
2896 #define CAN_F1R1_FB31_Msk (0x1U << CAN_F1R1_FB31_Pos) /*!< 0x80000000 */
2897 #define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk /*!<Filter bit 31 */
2898
2899 /******************* Bit definition for CAN_F2R1 register *******************/
2900 #define CAN_F2R1_FB0_Pos (0U)
2901 #define CAN_F2R1_FB0_Msk (0x1U << CAN_F2R1_FB0_Pos) /*!< 0x00000001 */
2902 #define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk /*!<Filter bit 0 */
2903 #define CAN_F2R1_FB1_Pos (1U)
2904 #define CAN_F2R1_FB1_Msk (0x1U << CAN_F2R1_FB1_Pos) /*!< 0x00000002 */
2905 #define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk /*!<Filter bit 1 */
2906 #define CAN_F2R1_FB2_Pos (2U)
2907 #define CAN_F2R1_FB2_Msk (0x1U << CAN_F2R1_FB2_Pos) /*!< 0x00000004 */
2908 #define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk /*!<Filter bit 2 */
2909 #define CAN_F2R1_FB3_Pos (3U)
2910 #define CAN_F2R1_FB3_Msk (0x1U << CAN_F2R1_FB3_Pos) /*!< 0x00000008 */
2911 #define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk /*!<Filter bit 3 */
2912 #define CAN_F2R1_FB4_Pos (4U)
2913 #define CAN_F2R1_FB4_Msk (0x1U << CAN_F2R1_FB4_Pos) /*!< 0x00000010 */
2914 #define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk /*!<Filter bit 4 */
2915 #define CAN_F2R1_FB5_Pos (5U)
2916 #define CAN_F2R1_FB5_Msk (0x1U << CAN_F2R1_FB5_Pos) /*!< 0x00000020 */
2917 #define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk /*!<Filter bit 5 */
2918 #define CAN_F2R1_FB6_Pos (6U)
2919 #define CAN_F2R1_FB6_Msk (0x1U << CAN_F2R1_FB6_Pos) /*!< 0x00000040 */
2920 #define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk /*!<Filter bit 6 */
2921 #define CAN_F2R1_FB7_Pos (7U)
2922 #define CAN_F2R1_FB7_Msk (0x1U << CAN_F2R1_FB7_Pos) /*!< 0x00000080 */
2923 #define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk /*!<Filter bit 7 */
2924 #define CAN_F2R1_FB8_Pos (8U)
2925 #define CAN_F2R1_FB8_Msk (0x1U << CAN_F2R1_FB8_Pos) /*!< 0x00000100 */
2926 #define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk /*!<Filter bit 8 */
2927 #define CAN_F2R1_FB9_Pos (9U)
2928 #define CAN_F2R1_FB9_Msk (0x1U << CAN_F2R1_FB9_Pos) /*!< 0x00000200 */
2929 #define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk /*!<Filter bit 9 */
2930 #define CAN_F2R1_FB10_Pos (10U)
2931 #define CAN_F2R1_FB10_Msk (0x1U << CAN_F2R1_FB10_Pos) /*!< 0x00000400 */
2932 #define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk /*!<Filter bit 10 */
2933 #define CAN_F2R1_FB11_Pos (11U)
2934 #define CAN_F2R1_FB11_Msk (0x1U << CAN_F2R1_FB11_Pos) /*!< 0x00000800 */
2935 #define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk /*!<Filter bit 11 */
2936 #define CAN_F2R1_FB12_Pos (12U)
2937 #define CAN_F2R1_FB12_Msk (0x1U << CAN_F2R1_FB12_Pos) /*!< 0x00001000 */
2938 #define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk /*!<Filter bit 12 */
2939 #define CAN_F2R1_FB13_Pos (13U)
2940 #define CAN_F2R1_FB13_Msk (0x1U << CAN_F2R1_FB13_Pos) /*!< 0x00002000 */
2941 #define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk /*!<Filter bit 13 */
2942 #define CAN_F2R1_FB14_Pos (14U)
2943 #define CAN_F2R1_FB14_Msk (0x1U << CAN_F2R1_FB14_Pos) /*!< 0x00004000 */
2944 #define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk /*!<Filter bit 14 */
2945 #define CAN_F2R1_FB15_Pos (15U)
2946 #define CAN_F2R1_FB15_Msk (0x1U << CAN_F2R1_FB15_Pos) /*!< 0x00008000 */
2947 #define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk /*!<Filter bit 15 */
2948 #define CAN_F2R1_FB16_Pos (16U)
2949 #define CAN_F2R1_FB16_Msk (0x1U << CAN_F2R1_FB16_Pos) /*!< 0x00010000 */
2950 #define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk /*!<Filter bit 16 */
2951 #define CAN_F2R1_FB17_Pos (17U)
2952 #define CAN_F2R1_FB17_Msk (0x1U << CAN_F2R1_FB17_Pos) /*!< 0x00020000 */
2953 #define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk /*!<Filter bit 17 */
2954 #define CAN_F2R1_FB18_Pos (18U)
2955 #define CAN_F2R1_FB18_Msk (0x1U << CAN_F2R1_FB18_Pos) /*!< 0x00040000 */
2956 #define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk /*!<Filter bit 18 */
2957 #define CAN_F2R1_FB19_Pos (19U)
2958 #define CAN_F2R1_FB19_Msk (0x1U << CAN_F2R1_FB19_Pos) /*!< 0x00080000 */
2959 #define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk /*!<Filter bit 19 */
2960 #define CAN_F2R1_FB20_Pos (20U)
2961 #define CAN_F2R1_FB20_Msk (0x1U << CAN_F2R1_FB20_Pos) /*!< 0x00100000 */
2962 #define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk /*!<Filter bit 20 */
2963 #define CAN_F2R1_FB21_Pos (21U)
2964 #define CAN_F2R1_FB21_Msk (0x1U << CAN_F2R1_FB21_Pos) /*!< 0x00200000 */
2965 #define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk /*!<Filter bit 21 */
2966 #define CAN_F2R1_FB22_Pos (22U)
2967 #define CAN_F2R1_FB22_Msk (0x1U << CAN_F2R1_FB22_Pos) /*!< 0x00400000 */
2968 #define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk /*!<Filter bit 22 */
2969 #define CAN_F2R1_FB23_Pos (23U)
2970 #define CAN_F2R1_FB23_Msk (0x1U << CAN_F2R1_FB23_Pos) /*!< 0x00800000 */
2971 #define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk /*!<Filter bit 23 */
2972 #define CAN_F2R1_FB24_Pos (24U)
2973 #define CAN_F2R1_FB24_Msk (0x1U << CAN_F2R1_FB24_Pos) /*!< 0x01000000 */
2974 #define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk /*!<Filter bit 24 */
2975 #define CAN_F2R1_FB25_Pos (25U)
2976 #define CAN_F2R1_FB25_Msk (0x1U << CAN_F2R1_FB25_Pos) /*!< 0x02000000 */
2977 #define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk /*!<Filter bit 25 */
2978 #define CAN_F2R1_FB26_Pos (26U)
2979 #define CAN_F2R1_FB26_Msk (0x1U << CAN_F2R1_FB26_Pos) /*!< 0x04000000 */
2980 #define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk /*!<Filter bit 26 */
2981 #define CAN_F2R1_FB27_Pos (27U)
2982 #define CAN_F2R1_FB27_Msk (0x1U << CAN_F2R1_FB27_Pos) /*!< 0x08000000 */
2983 #define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk /*!<Filter bit 27 */
2984 #define CAN_F2R1_FB28_Pos (28U)
2985 #define CAN_F2R1_FB28_Msk (0x1U << CAN_F2R1_FB28_Pos) /*!< 0x10000000 */
2986 #define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk /*!<Filter bit 28 */
2987 #define CAN_F2R1_FB29_Pos (29U)
2988 #define CAN_F2R1_FB29_Msk (0x1U << CAN_F2R1_FB29_Pos) /*!< 0x20000000 */
2989 #define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk /*!<Filter bit 29 */
2990 #define CAN_F2R1_FB30_Pos (30U)
2991 #define CAN_F2R1_FB30_Msk (0x1U << CAN_F2R1_FB30_Pos) /*!< 0x40000000 */
2992 #define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk /*!<Filter bit 30 */
2993 #define CAN_F2R1_FB31_Pos (31U)
2994 #define CAN_F2R1_FB31_Msk (0x1U << CAN_F2R1_FB31_Pos) /*!< 0x80000000 */
2995 #define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk /*!<Filter bit 31 */
2996
2997 /******************* Bit definition for CAN_F3R1 register *******************/
2998 #define CAN_F3R1_FB0_Pos (0U)
2999 #define CAN_F3R1_FB0_Msk (0x1U << CAN_F3R1_FB0_Pos) /*!< 0x00000001 */
3000 #define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk /*!<Filter bit 0 */
3001 #define CAN_F3R1_FB1_Pos (1U)
3002 #define CAN_F3R1_FB1_Msk (0x1U << CAN_F3R1_FB1_Pos) /*!< 0x00000002 */
3003 #define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk /*!<Filter bit 1 */
3004 #define CAN_F3R1_FB2_Pos (2U)
3005 #define CAN_F3R1_FB2_Msk (0x1U << CAN_F3R1_FB2_Pos) /*!< 0x00000004 */
3006 #define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk /*!<Filter bit 2 */
3007 #define CAN_F3R1_FB3_Pos (3U)
3008 #define CAN_F3R1_FB3_Msk (0x1U << CAN_F3R1_FB3_Pos) /*!< 0x00000008 */
3009 #define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk /*!<Filter bit 3 */
3010 #define CAN_F3R1_FB4_Pos (4U)
3011 #define CAN_F3R1_FB4_Msk (0x1U << CAN_F3R1_FB4_Pos) /*!< 0x00000010 */
3012 #define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk /*!<Filter bit 4 */
3013 #define CAN_F3R1_FB5_Pos (5U)
3014 #define CAN_F3R1_FB5_Msk (0x1U << CAN_F3R1_FB5_Pos) /*!< 0x00000020 */
3015 #define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk /*!<Filter bit 5 */
3016 #define CAN_F3R1_FB6_Pos (6U)
3017 #define CAN_F3R1_FB6_Msk (0x1U << CAN_F3R1_FB6_Pos) /*!< 0x00000040 */
3018 #define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk /*!<Filter bit 6 */
3019 #define CAN_F3R1_FB7_Pos (7U)
3020 #define CAN_F3R1_FB7_Msk (0x1U << CAN_F3R1_FB7_Pos) /*!< 0x00000080 */
3021 #define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk /*!<Filter bit 7 */
3022 #define CAN_F3R1_FB8_Pos (8U)
3023 #define CAN_F3R1_FB8_Msk (0x1U << CAN_F3R1_FB8_Pos) /*!< 0x00000100 */
3024 #define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk /*!<Filter bit 8 */
3025 #define CAN_F3R1_FB9_Pos (9U)
3026 #define CAN_F3R1_FB9_Msk (0x1U << CAN_F3R1_FB9_Pos) /*!< 0x00000200 */
3027 #define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk /*!<Filter bit 9 */
3028 #define CAN_F3R1_FB10_Pos (10U)
3029 #define CAN_F3R1_FB10_Msk (0x1U << CAN_F3R1_FB10_Pos) /*!< 0x00000400 */
3030 #define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk /*!<Filter bit 10 */
3031 #define CAN_F3R1_FB11_Pos (11U)
3032 #define CAN_F3R1_FB11_Msk (0x1U << CAN_F3R1_FB11_Pos) /*!< 0x00000800 */
3033 #define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk /*!<Filter bit 11 */
3034 #define CAN_F3R1_FB12_Pos (12U)
3035 #define CAN_F3R1_FB12_Msk (0x1U << CAN_F3R1_FB12_Pos) /*!< 0x00001000 */
3036 #define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk /*!<Filter bit 12 */
3037 #define CAN_F3R1_FB13_Pos (13U)
3038 #define CAN_F3R1_FB13_Msk (0x1U << CAN_F3R1_FB13_Pos) /*!< 0x00002000 */
3039 #define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk /*!<Filter bit 13 */
3040 #define CAN_F3R1_FB14_Pos (14U)
3041 #define CAN_F3R1_FB14_Msk (0x1U << CAN_F3R1_FB14_Pos) /*!< 0x00004000 */
3042 #define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk /*!<Filter bit 14 */
3043 #define CAN_F3R1_FB15_Pos (15U)
3044 #define CAN_F3R1_FB15_Msk (0x1U << CAN_F3R1_FB15_Pos) /*!< 0x00008000 */
3045 #define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk /*!<Filter bit 15 */
3046 #define CAN_F3R1_FB16_Pos (16U)
3047 #define CAN_F3R1_FB16_Msk (0x1U << CAN_F3R1_FB16_Pos) /*!< 0x00010000 */
3048 #define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk /*!<Filter bit 16 */
3049 #define CAN_F3R1_FB17_Pos (17U)
3050 #define CAN_F3R1_FB17_Msk (0x1U << CAN_F3R1_FB17_Pos) /*!< 0x00020000 */
3051 #define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk /*!<Filter bit 17 */
3052 #define CAN_F3R1_FB18_Pos (18U)
3053 #define CAN_F3R1_FB18_Msk (0x1U << CAN_F3R1_FB18_Pos) /*!< 0x00040000 */
3054 #define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk /*!<Filter bit 18 */
3055 #define CAN_F3R1_FB19_Pos (19U)
3056 #define CAN_F3R1_FB19_Msk (0x1U << CAN_F3R1_FB19_Pos) /*!< 0x00080000 */
3057 #define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk /*!<Filter bit 19 */
3058 #define CAN_F3R1_FB20_Pos (20U)
3059 #define CAN_F3R1_FB20_Msk (0x1U << CAN_F3R1_FB20_Pos) /*!< 0x00100000 */
3060 #define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk /*!<Filter bit 20 */
3061 #define CAN_F3R1_FB21_Pos (21U)
3062 #define CAN_F3R1_FB21_Msk (0x1U << CAN_F3R1_FB21_Pos) /*!< 0x00200000 */
3063 #define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk /*!<Filter bit 21 */
3064 #define CAN_F3R1_FB22_Pos (22U)
3065 #define CAN_F3R1_FB22_Msk (0x1U << CAN_F3R1_FB22_Pos) /*!< 0x00400000 */
3066 #define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk /*!<Filter bit 22 */
3067 #define CAN_F3R1_FB23_Pos (23U)
3068 #define CAN_F3R1_FB23_Msk (0x1U << CAN_F3R1_FB23_Pos) /*!< 0x00800000 */
3069 #define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk /*!<Filter bit 23 */
3070 #define CAN_F3R1_FB24_Pos (24U)
3071 #define CAN_F3R1_FB24_Msk (0x1U << CAN_F3R1_FB24_Pos) /*!< 0x01000000 */
3072 #define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk /*!<Filter bit 24 */
3073 #define CAN_F3R1_FB25_Pos (25U)
3074 #define CAN_F3R1_FB25_Msk (0x1U << CAN_F3R1_FB25_Pos) /*!< 0x02000000 */
3075 #define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk /*!<Filter bit 25 */
3076 #define CAN_F3R1_FB26_Pos (26U)
3077 #define CAN_F3R1_FB26_Msk (0x1U << CAN_F3R1_FB26_Pos) /*!< 0x04000000 */
3078 #define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk /*!<Filter bit 26 */
3079 #define CAN_F3R1_FB27_Pos (27U)
3080 #define CAN_F3R1_FB27_Msk (0x1U << CAN_F3R1_FB27_Pos) /*!< 0x08000000 */
3081 #define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk /*!<Filter bit 27 */
3082 #define CAN_F3R1_FB28_Pos (28U)
3083 #define CAN_F3R1_FB28_Msk (0x1U << CAN_F3R1_FB28_Pos) /*!< 0x10000000 */
3084 #define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk /*!<Filter bit 28 */
3085 #define CAN_F3R1_FB29_Pos (29U)
3086 #define CAN_F3R1_FB29_Msk (0x1U << CAN_F3R1_FB29_Pos) /*!< 0x20000000 */
3087 #define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk /*!<Filter bit 29 */
3088 #define CAN_F3R1_FB30_Pos (30U)
3089 #define CAN_F3R1_FB30_Msk (0x1U << CAN_F3R1_FB30_Pos) /*!< 0x40000000 */
3090 #define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk /*!<Filter bit 30 */
3091 #define CAN_F3R1_FB31_Pos (31U)
3092 #define CAN_F3R1_FB31_Msk (0x1U << CAN_F3R1_FB31_Pos) /*!< 0x80000000 */
3093 #define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk /*!<Filter bit 31 */
3094
3095 /******************* Bit definition for CAN_F4R1 register *******************/
3096 #define CAN_F4R1_FB0_Pos (0U)
3097 #define CAN_F4R1_FB0_Msk (0x1U << CAN_F4R1_FB0_Pos) /*!< 0x00000001 */
3098 #define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk /*!<Filter bit 0 */
3099 #define CAN_F4R1_FB1_Pos (1U)
3100 #define CAN_F4R1_FB1_Msk (0x1U << CAN_F4R1_FB1_Pos) /*!< 0x00000002 */
3101 #define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk /*!<Filter bit 1 */
3102 #define CAN_F4R1_FB2_Pos (2U)
3103 #define CAN_F4R1_FB2_Msk (0x1U << CAN_F4R1_FB2_Pos) /*!< 0x00000004 */
3104 #define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk /*!<Filter bit 2 */
3105 #define CAN_F4R1_FB3_Pos (3U)
3106 #define CAN_F4R1_FB3_Msk (0x1U << CAN_F4R1_FB3_Pos) /*!< 0x00000008 */
3107 #define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk /*!<Filter bit 3 */
3108 #define CAN_F4R1_FB4_Pos (4U)
3109 #define CAN_F4R1_FB4_Msk (0x1U << CAN_F4R1_FB4_Pos) /*!< 0x00000010 */
3110 #define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk /*!<Filter bit 4 */
3111 #define CAN_F4R1_FB5_Pos (5U)
3112 #define CAN_F4R1_FB5_Msk (0x1U << CAN_F4R1_FB5_Pos) /*!< 0x00000020 */
3113 #define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk /*!<Filter bit 5 */
3114 #define CAN_F4R1_FB6_Pos (6U)
3115 #define CAN_F4R1_FB6_Msk (0x1U << CAN_F4R1_FB6_Pos) /*!< 0x00000040 */
3116 #define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk /*!<Filter bit 6 */
3117 #define CAN_F4R1_FB7_Pos (7U)
3118 #define CAN_F4R1_FB7_Msk (0x1U << CAN_F4R1_FB7_Pos) /*!< 0x00000080 */
3119 #define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk /*!<Filter bit 7 */
3120 #define CAN_F4R1_FB8_Pos (8U)
3121 #define CAN_F4R1_FB8_Msk (0x1U << CAN_F4R1_FB8_Pos) /*!< 0x00000100 */
3122 #define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk /*!<Filter bit 8 */
3123 #define CAN_F4R1_FB9_Pos (9U)
3124 #define CAN_F4R1_FB9_Msk (0x1U << CAN_F4R1_FB9_Pos) /*!< 0x00000200 */
3125 #define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk /*!<Filter bit 9 */
3126 #define CAN_F4R1_FB10_Pos (10U)
3127 #define CAN_F4R1_FB10_Msk (0x1U << CAN_F4R1_FB10_Pos) /*!< 0x00000400 */
3128 #define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk /*!<Filter bit 10 */
3129 #define CAN_F4R1_FB11_Pos (11U)
3130 #define CAN_F4R1_FB11_Msk (0x1U << CAN_F4R1_FB11_Pos) /*!< 0x00000800 */
3131 #define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk /*!<Filter bit 11 */
3132 #define CAN_F4R1_FB12_Pos (12U)
3133 #define CAN_F4R1_FB12_Msk (0x1U << CAN_F4R1_FB12_Pos) /*!< 0x00001000 */
3134 #define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk /*!<Filter bit 12 */
3135 #define CAN_F4R1_FB13_Pos (13U)
3136 #define CAN_F4R1_FB13_Msk (0x1U << CAN_F4R1_FB13_Pos) /*!< 0x00002000 */
3137 #define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk /*!<Filter bit 13 */
3138 #define CAN_F4R1_FB14_Pos (14U)
3139 #define CAN_F4R1_FB14_Msk (0x1U << CAN_F4R1_FB14_Pos) /*!< 0x00004000 */
3140 #define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk /*!<Filter bit 14 */
3141 #define CAN_F4R1_FB15_Pos (15U)
3142 #define CAN_F4R1_FB15_Msk (0x1U << CAN_F4R1_FB15_Pos) /*!< 0x00008000 */
3143 #define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk /*!<Filter bit 15 */
3144 #define CAN_F4R1_FB16_Pos (16U)
3145 #define CAN_F4R1_FB16_Msk (0x1U << CAN_F4R1_FB16_Pos) /*!< 0x00010000 */
3146 #define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk /*!<Filter bit 16 */
3147 #define CAN_F4R1_FB17_Pos (17U)
3148 #define CAN_F4R1_FB17_Msk (0x1U << CAN_F4R1_FB17_Pos) /*!< 0x00020000 */
3149 #define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk /*!<Filter bit 17 */
3150 #define CAN_F4R1_FB18_Pos (18U)
3151 #define CAN_F4R1_FB18_Msk (0x1U << CAN_F4R1_FB18_Pos) /*!< 0x00040000 */
3152 #define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk /*!<Filter bit 18 */
3153 #define CAN_F4R1_FB19_Pos (19U)
3154 #define CAN_F4R1_FB19_Msk (0x1U << CAN_F4R1_FB19_Pos) /*!< 0x00080000 */
3155 #define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk /*!<Filter bit 19 */
3156 #define CAN_F4R1_FB20_Pos (20U)
3157 #define CAN_F4R1_FB20_Msk (0x1U << CAN_F4R1_FB20_Pos) /*!< 0x00100000 */
3158 #define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk /*!<Filter bit 20 */
3159 #define CAN_F4R1_FB21_Pos (21U)
3160 #define CAN_F4R1_FB21_Msk (0x1U << CAN_F4R1_FB21_Pos) /*!< 0x00200000 */
3161 #define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk /*!<Filter bit 21 */
3162 #define CAN_F4R1_FB22_Pos (22U)
3163 #define CAN_F4R1_FB22_Msk (0x1U << CAN_F4R1_FB22_Pos) /*!< 0x00400000 */
3164 #define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk /*!<Filter bit 22 */
3165 #define CAN_F4R1_FB23_Pos (23U)
3166 #define CAN_F4R1_FB23_Msk (0x1U << CAN_F4R1_FB23_Pos) /*!< 0x00800000 */
3167 #define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk /*!<Filter bit 23 */
3168 #define CAN_F4R1_FB24_Pos (24U)
3169 #define CAN_F4R1_FB24_Msk (0x1U << CAN_F4R1_FB24_Pos) /*!< 0x01000000 */
3170 #define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk /*!<Filter bit 24 */
3171 #define CAN_F4R1_FB25_Pos (25U)
3172 #define CAN_F4R1_FB25_Msk (0x1U << CAN_F4R1_FB25_Pos) /*!< 0x02000000 */
3173 #define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk /*!<Filter bit 25 */
3174 #define CAN_F4R1_FB26_Pos (26U)
3175 #define CAN_F4R1_FB26_Msk (0x1U << CAN_F4R1_FB26_Pos) /*!< 0x04000000 */
3176 #define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk /*!<Filter bit 26 */
3177 #define CAN_F4R1_FB27_Pos (27U)
3178 #define CAN_F4R1_FB27_Msk (0x1U << CAN_F4R1_FB27_Pos) /*!< 0x08000000 */
3179 #define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk /*!<Filter bit 27 */
3180 #define CAN_F4R1_FB28_Pos (28U)
3181 #define CAN_F4R1_FB28_Msk (0x1U << CAN_F4R1_FB28_Pos) /*!< 0x10000000 */
3182 #define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk /*!<Filter bit 28 */
3183 #define CAN_F4R1_FB29_Pos (29U)
3184 #define CAN_F4R1_FB29_Msk (0x1U << CAN_F4R1_FB29_Pos) /*!< 0x20000000 */
3185 #define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk /*!<Filter bit 29 */
3186 #define CAN_F4R1_FB30_Pos (30U)
3187 #define CAN_F4R1_FB30_Msk (0x1U << CAN_F4R1_FB30_Pos) /*!< 0x40000000 */
3188 #define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk /*!<Filter bit 30 */
3189 #define CAN_F4R1_FB31_Pos (31U)
3190 #define CAN_F4R1_FB31_Msk (0x1U << CAN_F4R1_FB31_Pos) /*!< 0x80000000 */
3191 #define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk /*!<Filter bit 31 */
3192
3193 /******************* Bit definition for CAN_F5R1 register *******************/
3194 #define CAN_F5R1_FB0_Pos (0U)
3195 #define CAN_F5R1_FB0_Msk (0x1U << CAN_F5R1_FB0_Pos) /*!< 0x00000001 */
3196 #define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk /*!<Filter bit 0 */
3197 #define CAN_F5R1_FB1_Pos (1U)
3198 #define CAN_F5R1_FB1_Msk (0x1U << CAN_F5R1_FB1_Pos) /*!< 0x00000002 */
3199 #define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk /*!<Filter bit 1 */
3200 #define CAN_F5R1_FB2_Pos (2U)
3201 #define CAN_F5R1_FB2_Msk (0x1U << CAN_F5R1_FB2_Pos) /*!< 0x00000004 */
3202 #define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk /*!<Filter bit 2 */
3203 #define CAN_F5R1_FB3_Pos (3U)
3204 #define CAN_F5R1_FB3_Msk (0x1U << CAN_F5R1_FB3_Pos) /*!< 0x00000008 */
3205 #define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk /*!<Filter bit 3 */
3206 #define CAN_F5R1_FB4_Pos (4U)
3207 #define CAN_F5R1_FB4_Msk (0x1U << CAN_F5R1_FB4_Pos) /*!< 0x00000010 */
3208 #define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk /*!<Filter bit 4 */
3209 #define CAN_F5R1_FB5_Pos (5U)
3210 #define CAN_F5R1_FB5_Msk (0x1U << CAN_F5R1_FB5_Pos) /*!< 0x00000020 */
3211 #define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk /*!<Filter bit 5 */
3212 #define CAN_F5R1_FB6_Pos (6U)
3213 #define CAN_F5R1_FB6_Msk (0x1U << CAN_F5R1_FB6_Pos) /*!< 0x00000040 */
3214 #define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk /*!<Filter bit 6 */
3215 #define CAN_F5R1_FB7_Pos (7U)
3216 #define CAN_F5R1_FB7_Msk (0x1U << CAN_F5R1_FB7_Pos) /*!< 0x00000080 */
3217 #define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk /*!<Filter bit 7 */
3218 #define CAN_F5R1_FB8_Pos (8U)
3219 #define CAN_F5R1_FB8_Msk (0x1U << CAN_F5R1_FB8_Pos) /*!< 0x00000100 */
3220 #define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk /*!<Filter bit 8 */
3221 #define CAN_F5R1_FB9_Pos (9U)
3222 #define CAN_F5R1_FB9_Msk (0x1U << CAN_F5R1_FB9_Pos) /*!< 0x00000200 */
3223 #define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk /*!<Filter bit 9 */
3224 #define CAN_F5R1_FB10_Pos (10U)
3225 #define CAN_F5R1_FB10_Msk (0x1U << CAN_F5R1_FB10_Pos) /*!< 0x00000400 */
3226 #define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk /*!<Filter bit 10 */
3227 #define CAN_F5R1_FB11_Pos (11U)
3228 #define CAN_F5R1_FB11_Msk (0x1U << CAN_F5R1_FB11_Pos) /*!< 0x00000800 */
3229 #define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk /*!<Filter bit 11 */
3230 #define CAN_F5R1_FB12_Pos (12U)
3231 #define CAN_F5R1_FB12_Msk (0x1U << CAN_F5R1_FB12_Pos) /*!< 0x00001000 */
3232 #define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk /*!<Filter bit 12 */
3233 #define CAN_F5R1_FB13_Pos (13U)
3234 #define CAN_F5R1_FB13_Msk (0x1U << CAN_F5R1_FB13_Pos) /*!< 0x00002000 */
3235 #define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk /*!<Filter bit 13 */
3236 #define CAN_F5R1_FB14_Pos (14U)
3237 #define CAN_F5R1_FB14_Msk (0x1U << CAN_F5R1_FB14_Pos) /*!< 0x00004000 */
3238 #define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk /*!<Filter bit 14 */
3239 #define CAN_F5R1_FB15_Pos (15U)
3240 #define CAN_F5R1_FB15_Msk (0x1U << CAN_F5R1_FB15_Pos) /*!< 0x00008000 */
3241 #define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk /*!<Filter bit 15 */
3242 #define CAN_F5R1_FB16_Pos (16U)
3243 #define CAN_F5R1_FB16_Msk (0x1U << CAN_F5R1_FB16_Pos) /*!< 0x00010000 */
3244 #define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk /*!<Filter bit 16 */
3245 #define CAN_F5R1_FB17_Pos (17U)
3246 #define CAN_F5R1_FB17_Msk (0x1U << CAN_F5R1_FB17_Pos) /*!< 0x00020000 */
3247 #define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk /*!<Filter bit 17 */
3248 #define CAN_F5R1_FB18_Pos (18U)
3249 #define CAN_F5R1_FB18_Msk (0x1U << CAN_F5R1_FB18_Pos) /*!< 0x00040000 */
3250 #define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk /*!<Filter bit 18 */
3251 #define CAN_F5R1_FB19_Pos (19U)
3252 #define CAN_F5R1_FB19_Msk (0x1U << CAN_F5R1_FB19_Pos) /*!< 0x00080000 */
3253 #define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk /*!<Filter bit 19 */
3254 #define CAN_F5R1_FB20_Pos (20U)
3255 #define CAN_F5R1_FB20_Msk (0x1U << CAN_F5R1_FB20_Pos) /*!< 0x00100000 */
3256 #define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk /*!<Filter bit 20 */
3257 #define CAN_F5R1_FB21_Pos (21U)
3258 #define CAN_F5R1_FB21_Msk (0x1U << CAN_F5R1_FB21_Pos) /*!< 0x00200000 */
3259 #define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk /*!<Filter bit 21 */
3260 #define CAN_F5R1_FB22_Pos (22U)
3261 #define CAN_F5R1_FB22_Msk (0x1U << CAN_F5R1_FB22_Pos) /*!< 0x00400000 */
3262 #define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk /*!<Filter bit 22 */
3263 #define CAN_F5R1_FB23_Pos (23U)
3264 #define CAN_F5R1_FB23_Msk (0x1U << CAN_F5R1_FB23_Pos) /*!< 0x00800000 */
3265 #define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk /*!<Filter bit 23 */
3266 #define CAN_F5R1_FB24_Pos (24U)
3267 #define CAN_F5R1_FB24_Msk (0x1U << CAN_F5R1_FB24_Pos) /*!< 0x01000000 */
3268 #define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk /*!<Filter bit 24 */
3269 #define CAN_F5R1_FB25_Pos (25U)
3270 #define CAN_F5R1_FB25_Msk (0x1U << CAN_F5R1_FB25_Pos) /*!< 0x02000000 */
3271 #define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk /*!<Filter bit 25 */
3272 #define CAN_F5R1_FB26_Pos (26U)
3273 #define CAN_F5R1_FB26_Msk (0x1U << CAN_F5R1_FB26_Pos) /*!< 0x04000000 */
3274 #define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk /*!<Filter bit 26 */
3275 #define CAN_F5R1_FB27_Pos (27U)
3276 #define CAN_F5R1_FB27_Msk (0x1U << CAN_F5R1_FB27_Pos) /*!< 0x08000000 */
3277 #define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk /*!<Filter bit 27 */
3278 #define CAN_F5R1_FB28_Pos (28U)
3279 #define CAN_F5R1_FB28_Msk (0x1U << CAN_F5R1_FB28_Pos) /*!< 0x10000000 */
3280 #define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk /*!<Filter bit 28 */
3281 #define CAN_F5R1_FB29_Pos (29U)
3282 #define CAN_F5R1_FB29_Msk (0x1U << CAN_F5R1_FB29_Pos) /*!< 0x20000000 */
3283 #define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk /*!<Filter bit 29 */
3284 #define CAN_F5R1_FB30_Pos (30U)
3285 #define CAN_F5R1_FB30_Msk (0x1U << CAN_F5R1_FB30_Pos) /*!< 0x40000000 */
3286 #define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk /*!<Filter bit 30 */
3287 #define CAN_F5R1_FB31_Pos (31U)
3288 #define CAN_F5R1_FB31_Msk (0x1U << CAN_F5R1_FB31_Pos) /*!< 0x80000000 */
3289 #define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk /*!<Filter bit 31 */
3290
3291 /******************* Bit definition for CAN_F6R1 register *******************/
3292 #define CAN_F6R1_FB0_Pos (0U)
3293 #define CAN_F6R1_FB0_Msk (0x1U << CAN_F6R1_FB0_Pos) /*!< 0x00000001 */
3294 #define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk /*!<Filter bit 0 */
3295 #define CAN_F6R1_FB1_Pos (1U)
3296 #define CAN_F6R1_FB1_Msk (0x1U << CAN_F6R1_FB1_Pos) /*!< 0x00000002 */
3297 #define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk /*!<Filter bit 1 */
3298 #define CAN_F6R1_FB2_Pos (2U)
3299 #define CAN_F6R1_FB2_Msk (0x1U << CAN_F6R1_FB2_Pos) /*!< 0x00000004 */
3300 #define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk /*!<Filter bit 2 */
3301 #define CAN_F6R1_FB3_Pos (3U)
3302 #define CAN_F6R1_FB3_Msk (0x1U << CAN_F6R1_FB3_Pos) /*!< 0x00000008 */
3303 #define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk /*!<Filter bit 3 */
3304 #define CAN_F6R1_FB4_Pos (4U)
3305 #define CAN_F6R1_FB4_Msk (0x1U << CAN_F6R1_FB4_Pos) /*!< 0x00000010 */
3306 #define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk /*!<Filter bit 4 */
3307 #define CAN_F6R1_FB5_Pos (5U)
3308 #define CAN_F6R1_FB5_Msk (0x1U << CAN_F6R1_FB5_Pos) /*!< 0x00000020 */
3309 #define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk /*!<Filter bit 5 */
3310 #define CAN_F6R1_FB6_Pos (6U)
3311 #define CAN_F6R1_FB6_Msk (0x1U << CAN_F6R1_FB6_Pos) /*!< 0x00000040 */
3312 #define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk /*!<Filter bit 6 */
3313 #define CAN_F6R1_FB7_Pos (7U)
3314 #define CAN_F6R1_FB7_Msk (0x1U << CAN_F6R1_FB7_Pos) /*!< 0x00000080 */
3315 #define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk /*!<Filter bit 7 */
3316 #define CAN_F6R1_FB8_Pos (8U)
3317 #define CAN_F6R1_FB8_Msk (0x1U << CAN_F6R1_FB8_Pos) /*!< 0x00000100 */
3318 #define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk /*!<Filter bit 8 */
3319 #define CAN_F6R1_FB9_Pos (9U)
3320 #define CAN_F6R1_FB9_Msk (0x1U << CAN_F6R1_FB9_Pos) /*!< 0x00000200 */
3321 #define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk /*!<Filter bit 9 */
3322 #define CAN_F6R1_FB10_Pos (10U)
3323 #define CAN_F6R1_FB10_Msk (0x1U << CAN_F6R1_FB10_Pos) /*!< 0x00000400 */
3324 #define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk /*!<Filter bit 10 */
3325 #define CAN_F6R1_FB11_Pos (11U)
3326 #define CAN_F6R1_FB11_Msk (0x1U << CAN_F6R1_FB11_Pos) /*!< 0x00000800 */
3327 #define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk /*!<Filter bit 11 */
3328 #define CAN_F6R1_FB12_Pos (12U)
3329 #define CAN_F6R1_FB12_Msk (0x1U << CAN_F6R1_FB12_Pos) /*!< 0x00001000 */
3330 #define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk /*!<Filter bit 12 */
3331 #define CAN_F6R1_FB13_Pos (13U)
3332 #define CAN_F6R1_FB13_Msk (0x1U << CAN_F6R1_FB13_Pos) /*!< 0x00002000 */
3333 #define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk /*!<Filter bit 13 */
3334 #define CAN_F6R1_FB14_Pos (14U)
3335 #define CAN_F6R1_FB14_Msk (0x1U << CAN_F6R1_FB14_Pos) /*!< 0x00004000 */
3336 #define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk /*!<Filter bit 14 */
3337 #define CAN_F6R1_FB15_Pos (15U)
3338 #define CAN_F6R1_FB15_Msk (0x1U << CAN_F6R1_FB15_Pos) /*!< 0x00008000 */
3339 #define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk /*!<Filter bit 15 */
3340 #define CAN_F6R1_FB16_Pos (16U)
3341 #define CAN_F6R1_FB16_Msk (0x1U << CAN_F6R1_FB16_Pos) /*!< 0x00010000 */
3342 #define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk /*!<Filter bit 16 */
3343 #define CAN_F6R1_FB17_Pos (17U)
3344 #define CAN_F6R1_FB17_Msk (0x1U << CAN_F6R1_FB17_Pos) /*!< 0x00020000 */
3345 #define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk /*!<Filter bit 17 */
3346 #define CAN_F6R1_FB18_Pos (18U)
3347 #define CAN_F6R1_FB18_Msk (0x1U << CAN_F6R1_FB18_Pos) /*!< 0x00040000 */
3348 #define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk /*!<Filter bit 18 */
3349 #define CAN_F6R1_FB19_Pos (19U)
3350 #define CAN_F6R1_FB19_Msk (0x1U << CAN_F6R1_FB19_Pos) /*!< 0x00080000 */
3351 #define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk /*!<Filter bit 19 */
3352 #define CAN_F6R1_FB20_Pos (20U)
3353 #define CAN_F6R1_FB20_Msk (0x1U << CAN_F6R1_FB20_Pos) /*!< 0x00100000 */
3354 #define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk /*!<Filter bit 20 */
3355 #define CAN_F6R1_FB21_Pos (21U)
3356 #define CAN_F6R1_FB21_Msk (0x1U << CAN_F6R1_FB21_Pos) /*!< 0x00200000 */
3357 #define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk /*!<Filter bit 21 */
3358 #define CAN_F6R1_FB22_Pos (22U)
3359 #define CAN_F6R1_FB22_Msk (0x1U << CAN_F6R1_FB22_Pos) /*!< 0x00400000 */
3360 #define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk /*!<Filter bit 22 */
3361 #define CAN_F6R1_FB23_Pos (23U)
3362 #define CAN_F6R1_FB23_Msk (0x1U << CAN_F6R1_FB23_Pos) /*!< 0x00800000 */
3363 #define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk /*!<Filter bit 23 */
3364 #define CAN_F6R1_FB24_Pos (24U)
3365 #define CAN_F6R1_FB24_Msk (0x1U << CAN_F6R1_FB24_Pos) /*!< 0x01000000 */
3366 #define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk /*!<Filter bit 24 */
3367 #define CAN_F6R1_FB25_Pos (25U)
3368 #define CAN_F6R1_FB25_Msk (0x1U << CAN_F6R1_FB25_Pos) /*!< 0x02000000 */
3369 #define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk /*!<Filter bit 25 */
3370 #define CAN_F6R1_FB26_Pos (26U)
3371 #define CAN_F6R1_FB26_Msk (0x1U << CAN_F6R1_FB26_Pos) /*!< 0x04000000 */
3372 #define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk /*!<Filter bit 26 */
3373 #define CAN_F6R1_FB27_Pos (27U)
3374 #define CAN_F6R1_FB27_Msk (0x1U << CAN_F6R1_FB27_Pos) /*!< 0x08000000 */
3375 #define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk /*!<Filter bit 27 */
3376 #define CAN_F6R1_FB28_Pos (28U)
3377 #define CAN_F6R1_FB28_Msk (0x1U << CAN_F6R1_FB28_Pos) /*!< 0x10000000 */
3378 #define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk /*!<Filter bit 28 */
3379 #define CAN_F6R1_FB29_Pos (29U)
3380 #define CAN_F6R1_FB29_Msk (0x1U << CAN_F6R1_FB29_Pos) /*!< 0x20000000 */
3381 #define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk /*!<Filter bit 29 */
3382 #define CAN_F6R1_FB30_Pos (30U)
3383 #define CAN_F6R1_FB30_Msk (0x1U << CAN_F6R1_FB30_Pos) /*!< 0x40000000 */
3384 #define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk /*!<Filter bit 30 */
3385 #define CAN_F6R1_FB31_Pos (31U)
3386 #define CAN_F6R1_FB31_Msk (0x1U << CAN_F6R1_FB31_Pos) /*!< 0x80000000 */
3387 #define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk /*!<Filter bit 31 */
3388
3389 /******************* Bit definition for CAN_F7R1 register *******************/
3390 #define CAN_F7R1_FB0_Pos (0U)
3391 #define CAN_F7R1_FB0_Msk (0x1U << CAN_F7R1_FB0_Pos) /*!< 0x00000001 */
3392 #define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk /*!<Filter bit 0 */
3393 #define CAN_F7R1_FB1_Pos (1U)
3394 #define CAN_F7R1_FB1_Msk (0x1U << CAN_F7R1_FB1_Pos) /*!< 0x00000002 */
3395 #define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk /*!<Filter bit 1 */
3396 #define CAN_F7R1_FB2_Pos (2U)
3397 #define CAN_F7R1_FB2_Msk (0x1U << CAN_F7R1_FB2_Pos) /*!< 0x00000004 */
3398 #define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk /*!<Filter bit 2 */
3399 #define CAN_F7R1_FB3_Pos (3U)
3400 #define CAN_F7R1_FB3_Msk (0x1U << CAN_F7R1_FB3_Pos) /*!< 0x00000008 */
3401 #define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk /*!<Filter bit 3 */
3402 #define CAN_F7R1_FB4_Pos (4U)
3403 #define CAN_F7R1_FB4_Msk (0x1U << CAN_F7R1_FB4_Pos) /*!< 0x00000010 */
3404 #define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk /*!<Filter bit 4 */
3405 #define CAN_F7R1_FB5_Pos (5U)
3406 #define CAN_F7R1_FB5_Msk (0x1U << CAN_F7R1_FB5_Pos) /*!< 0x00000020 */
3407 #define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk /*!<Filter bit 5 */
3408 #define CAN_F7R1_FB6_Pos (6U)
3409 #define CAN_F7R1_FB6_Msk (0x1U << CAN_F7R1_FB6_Pos) /*!< 0x00000040 */
3410 #define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk /*!<Filter bit 6 */
3411 #define CAN_F7R1_FB7_Pos (7U)
3412 #define CAN_F7R1_FB7_Msk (0x1U << CAN_F7R1_FB7_Pos) /*!< 0x00000080 */
3413 #define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk /*!<Filter bit 7 */
3414 #define CAN_F7R1_FB8_Pos (8U)
3415 #define CAN_F7R1_FB8_Msk (0x1U << CAN_F7R1_FB8_Pos) /*!< 0x00000100 */
3416 #define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk /*!<Filter bit 8 */
3417 #define CAN_F7R1_FB9_Pos (9U)
3418 #define CAN_F7R1_FB9_Msk (0x1U << CAN_F7R1_FB9_Pos) /*!< 0x00000200 */
3419 #define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk /*!<Filter bit 9 */
3420 #define CAN_F7R1_FB10_Pos (10U)
3421 #define CAN_F7R1_FB10_Msk (0x1U << CAN_F7R1_FB10_Pos) /*!< 0x00000400 */
3422 #define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk /*!<Filter bit 10 */
3423 #define CAN_F7R1_FB11_Pos (11U)
3424 #define CAN_F7R1_FB11_Msk (0x1U << CAN_F7R1_FB11_Pos) /*!< 0x00000800 */
3425 #define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk /*!<Filter bit 11 */
3426 #define CAN_F7R1_FB12_Pos (12U)
3427 #define CAN_F7R1_FB12_Msk (0x1U << CAN_F7R1_FB12_Pos) /*!< 0x00001000 */
3428 #define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk /*!<Filter bit 12 */
3429 #define CAN_F7R1_FB13_Pos (13U)
3430 #define CAN_F7R1_FB13_Msk (0x1U << CAN_F7R1_FB13_Pos) /*!< 0x00002000 */
3431 #define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk /*!<Filter bit 13 */
3432 #define CAN_F7R1_FB14_Pos (14U)
3433 #define CAN_F7R1_FB14_Msk (0x1U << CAN_F7R1_FB14_Pos) /*!< 0x00004000 */
3434 #define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk /*!<Filter bit 14 */
3435 #define CAN_F7R1_FB15_Pos (15U)
3436 #define CAN_F7R1_FB15_Msk (0x1U << CAN_F7R1_FB15_Pos) /*!< 0x00008000 */
3437 #define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk /*!<Filter bit 15 */
3438 #define CAN_F7R1_FB16_Pos (16U)
3439 #define CAN_F7R1_FB16_Msk (0x1U << CAN_F7R1_FB16_Pos) /*!< 0x00010000 */
3440 #define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk /*!<Filter bit 16 */
3441 #define CAN_F7R1_FB17_Pos (17U)
3442 #define CAN_F7R1_FB17_Msk (0x1U << CAN_F7R1_FB17_Pos) /*!< 0x00020000 */
3443 #define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk /*!<Filter bit 17 */
3444 #define CAN_F7R1_FB18_Pos (18U)
3445 #define CAN_F7R1_FB18_Msk (0x1U << CAN_F7R1_FB18_Pos) /*!< 0x00040000 */
3446 #define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk /*!<Filter bit 18 */
3447 #define CAN_F7R1_FB19_Pos (19U)
3448 #define CAN_F7R1_FB19_Msk (0x1U << CAN_F7R1_FB19_Pos) /*!< 0x00080000 */
3449 #define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk /*!<Filter bit 19 */
3450 #define CAN_F7R1_FB20_Pos (20U)
3451 #define CAN_F7R1_FB20_Msk (0x1U << CAN_F7R1_FB20_Pos) /*!< 0x00100000 */
3452 #define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk /*!<Filter bit 20 */
3453 #define CAN_F7R1_FB21_Pos (21U)
3454 #define CAN_F7R1_FB21_Msk (0x1U << CAN_F7R1_FB21_Pos) /*!< 0x00200000 */
3455 #define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk /*!<Filter bit 21 */
3456 #define CAN_F7R1_FB22_Pos (22U)
3457 #define CAN_F7R1_FB22_Msk (0x1U << CAN_F7R1_FB22_Pos) /*!< 0x00400000 */
3458 #define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk /*!<Filter bit 22 */
3459 #define CAN_F7R1_FB23_Pos (23U)
3460 #define CAN_F7R1_FB23_Msk (0x1U << CAN_F7R1_FB23_Pos) /*!< 0x00800000 */
3461 #define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk /*!<Filter bit 23 */
3462 #define CAN_F7R1_FB24_Pos (24U)
3463 #define CAN_F7R1_FB24_Msk (0x1U << CAN_F7R1_FB24_Pos) /*!< 0x01000000 */
3464 #define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk /*!<Filter bit 24 */
3465 #define CAN_F7R1_FB25_Pos (25U)
3466 #define CAN_F7R1_FB25_Msk (0x1U << CAN_F7R1_FB25_Pos) /*!< 0x02000000 */
3467 #define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk /*!<Filter bit 25 */
3468 #define CAN_F7R1_FB26_Pos (26U)
3469 #define CAN_F7R1_FB26_Msk (0x1U << CAN_F7R1_FB26_Pos) /*!< 0x04000000 */
3470 #define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk /*!<Filter bit 26 */
3471 #define CAN_F7R1_FB27_Pos (27U)
3472 #define CAN_F7R1_FB27_Msk (0x1U << CAN_F7R1_FB27_Pos) /*!< 0x08000000 */
3473 #define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk /*!<Filter bit 27 */
3474 #define CAN_F7R1_FB28_Pos (28U)
3475 #define CAN_F7R1_FB28_Msk (0x1U << CAN_F7R1_FB28_Pos) /*!< 0x10000000 */
3476 #define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk /*!<Filter bit 28 */
3477 #define CAN_F7R1_FB29_Pos (29U)
3478 #define CAN_F7R1_FB29_Msk (0x1U << CAN_F7R1_FB29_Pos) /*!< 0x20000000 */
3479 #define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk /*!<Filter bit 29 */
3480 #define CAN_F7R1_FB30_Pos (30U)
3481 #define CAN_F7R1_FB30_Msk (0x1U << CAN_F7R1_FB30_Pos) /*!< 0x40000000 */
3482 #define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk /*!<Filter bit 30 */
3483 #define CAN_F7R1_FB31_Pos (31U)
3484 #define CAN_F7R1_FB31_Msk (0x1U << CAN_F7R1_FB31_Pos) /*!< 0x80000000 */
3485 #define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk /*!<Filter bit 31 */
3486
3487 /******************* Bit definition for CAN_F8R1 register *******************/
3488 #define CAN_F8R1_FB0_Pos (0U)
3489 #define CAN_F8R1_FB0_Msk (0x1U << CAN_F8R1_FB0_Pos) /*!< 0x00000001 */
3490 #define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk /*!<Filter bit 0 */
3491 #define CAN_F8R1_FB1_Pos (1U)
3492 #define CAN_F8R1_FB1_Msk (0x1U << CAN_F8R1_FB1_Pos) /*!< 0x00000002 */
3493 #define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk /*!<Filter bit 1 */
3494 #define CAN_F8R1_FB2_Pos (2U)
3495 #define CAN_F8R1_FB2_Msk (0x1U << CAN_F8R1_FB2_Pos) /*!< 0x00000004 */
3496 #define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk /*!<Filter bit 2 */
3497 #define CAN_F8R1_FB3_Pos (3U)
3498 #define CAN_F8R1_FB3_Msk (0x1U << CAN_F8R1_FB3_Pos) /*!< 0x00000008 */
3499 #define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk /*!<Filter bit 3 */
3500 #define CAN_F8R1_FB4_Pos (4U)
3501 #define CAN_F8R1_FB4_Msk (0x1U << CAN_F8R1_FB4_Pos) /*!< 0x00000010 */
3502 #define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk /*!<Filter bit 4 */
3503 #define CAN_F8R1_FB5_Pos (5U)
3504 #define CAN_F8R1_FB5_Msk (0x1U << CAN_F8R1_FB5_Pos) /*!< 0x00000020 */
3505 #define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk /*!<Filter bit 5 */
3506 #define CAN_F8R1_FB6_Pos (6U)
3507 #define CAN_F8R1_FB6_Msk (0x1U << CAN_F8R1_FB6_Pos) /*!< 0x00000040 */
3508 #define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk /*!<Filter bit 6 */
3509 #define CAN_F8R1_FB7_Pos (7U)
3510 #define CAN_F8R1_FB7_Msk (0x1U << CAN_F8R1_FB7_Pos) /*!< 0x00000080 */
3511 #define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk /*!<Filter bit 7 */
3512 #define CAN_F8R1_FB8_Pos (8U)
3513 #define CAN_F8R1_FB8_Msk (0x1U << CAN_F8R1_FB8_Pos) /*!< 0x00000100 */
3514 #define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk /*!<Filter bit 8 */
3515 #define CAN_F8R1_FB9_Pos (9U)
3516 #define CAN_F8R1_FB9_Msk (0x1U << CAN_F8R1_FB9_Pos) /*!< 0x00000200 */
3517 #define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk /*!<Filter bit 9 */
3518 #define CAN_F8R1_FB10_Pos (10U)
3519 #define CAN_F8R1_FB10_Msk (0x1U << CAN_F8R1_FB10_Pos) /*!< 0x00000400 */
3520 #define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk /*!<Filter bit 10 */
3521 #define CAN_F8R1_FB11_Pos (11U)
3522 #define CAN_F8R1_FB11_Msk (0x1U << CAN_F8R1_FB11_Pos) /*!< 0x00000800 */
3523 #define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk /*!<Filter bit 11 */
3524 #define CAN_F8R1_FB12_Pos (12U)
3525 #define CAN_F8R1_FB12_Msk (0x1U << CAN_F8R1_FB12_Pos) /*!< 0x00001000 */
3526 #define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk /*!<Filter bit 12 */
3527 #define CAN_F8R1_FB13_Pos (13U)
3528 #define CAN_F8R1_FB13_Msk (0x1U << CAN_F8R1_FB13_Pos) /*!< 0x00002000 */
3529 #define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk /*!<Filter bit 13 */
3530 #define CAN_F8R1_FB14_Pos (14U)
3531 #define CAN_F8R1_FB14_Msk (0x1U << CAN_F8R1_FB14_Pos) /*!< 0x00004000 */
3532 #define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk /*!<Filter bit 14 */
3533 #define CAN_F8R1_FB15_Pos (15U)
3534 #define CAN_F8R1_FB15_Msk (0x1U << CAN_F8R1_FB15_Pos) /*!< 0x00008000 */
3535 #define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk /*!<Filter bit 15 */
3536 #define CAN_F8R1_FB16_Pos (16U)
3537 #define CAN_F8R1_FB16_Msk (0x1U << CAN_F8R1_FB16_Pos) /*!< 0x00010000 */
3538 #define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk /*!<Filter bit 16 */
3539 #define CAN_F8R1_FB17_Pos (17U)
3540 #define CAN_F8R1_FB17_Msk (0x1U << CAN_F8R1_FB17_Pos) /*!< 0x00020000 */
3541 #define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk /*!<Filter bit 17 */
3542 #define CAN_F8R1_FB18_Pos (18U)
3543 #define CAN_F8R1_FB18_Msk (0x1U << CAN_F8R1_FB18_Pos) /*!< 0x00040000 */
3544 #define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk /*!<Filter bit 18 */
3545 #define CAN_F8R1_FB19_Pos (19U)
3546 #define CAN_F8R1_FB19_Msk (0x1U << CAN_F8R1_FB19_Pos) /*!< 0x00080000 */
3547 #define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk /*!<Filter bit 19 */
3548 #define CAN_F8R1_FB20_Pos (20U)
3549 #define CAN_F8R1_FB20_Msk (0x1U << CAN_F8R1_FB20_Pos) /*!< 0x00100000 */
3550 #define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk /*!<Filter bit 20 */
3551 #define CAN_F8R1_FB21_Pos (21U)
3552 #define CAN_F8R1_FB21_Msk (0x1U << CAN_F8R1_FB21_Pos) /*!< 0x00200000 */
3553 #define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk /*!<Filter bit 21 */
3554 #define CAN_F8R1_FB22_Pos (22U)
3555 #define CAN_F8R1_FB22_Msk (0x1U << CAN_F8R1_FB22_Pos) /*!< 0x00400000 */
3556 #define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk /*!<Filter bit 22 */
3557 #define CAN_F8R1_FB23_Pos (23U)
3558 #define CAN_F8R1_FB23_Msk (0x1U << CAN_F8R1_FB23_Pos) /*!< 0x00800000 */
3559 #define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk /*!<Filter bit 23 */
3560 #define CAN_F8R1_FB24_Pos (24U)
3561 #define CAN_F8R1_FB24_Msk (0x1U << CAN_F8R1_FB24_Pos) /*!< 0x01000000 */
3562 #define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk /*!<Filter bit 24 */
3563 #define CAN_F8R1_FB25_Pos (25U)
3564 #define CAN_F8R1_FB25_Msk (0x1U << CAN_F8R1_FB25_Pos) /*!< 0x02000000 */
3565 #define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk /*!<Filter bit 25 */
3566 #define CAN_F8R1_FB26_Pos (26U)
3567 #define CAN_F8R1_FB26_Msk (0x1U << CAN_F8R1_FB26_Pos) /*!< 0x04000000 */
3568 #define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk /*!<Filter bit 26 */
3569 #define CAN_F8R1_FB27_Pos (27U)
3570 #define CAN_F8R1_FB27_Msk (0x1U << CAN_F8R1_FB27_Pos) /*!< 0x08000000 */
3571 #define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk /*!<Filter bit 27 */
3572 #define CAN_F8R1_FB28_Pos (28U)
3573 #define CAN_F8R1_FB28_Msk (0x1U << CAN_F8R1_FB28_Pos) /*!< 0x10000000 */
3574 #define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk /*!<Filter bit 28 */
3575 #define CAN_F8R1_FB29_Pos (29U)
3576 #define CAN_F8R1_FB29_Msk (0x1U << CAN_F8R1_FB29_Pos) /*!< 0x20000000 */
3577 #define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk /*!<Filter bit 29 */
3578 #define CAN_F8R1_FB30_Pos (30U)
3579 #define CAN_F8R1_FB30_Msk (0x1U << CAN_F8R1_FB30_Pos) /*!< 0x40000000 */
3580 #define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk /*!<Filter bit 30 */
3581 #define CAN_F8R1_FB31_Pos (31U)
3582 #define CAN_F8R1_FB31_Msk (0x1U << CAN_F8R1_FB31_Pos) /*!< 0x80000000 */
3583 #define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk /*!<Filter bit 31 */
3584
3585 /******************* Bit definition for CAN_F9R1 register *******************/
3586 #define CAN_F9R1_FB0_Pos (0U)
3587 #define CAN_F9R1_FB0_Msk (0x1U << CAN_F9R1_FB0_Pos) /*!< 0x00000001 */
3588 #define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk /*!<Filter bit 0 */
3589 #define CAN_F9R1_FB1_Pos (1U)
3590 #define CAN_F9R1_FB1_Msk (0x1U << CAN_F9R1_FB1_Pos) /*!< 0x00000002 */
3591 #define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk /*!<Filter bit 1 */
3592 #define CAN_F9R1_FB2_Pos (2U)
3593 #define CAN_F9R1_FB2_Msk (0x1U << CAN_F9R1_FB2_Pos) /*!< 0x00000004 */
3594 #define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk /*!<Filter bit 2 */
3595 #define CAN_F9R1_FB3_Pos (3U)
3596 #define CAN_F9R1_FB3_Msk (0x1U << CAN_F9R1_FB3_Pos) /*!< 0x00000008 */
3597 #define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk /*!<Filter bit 3 */
3598 #define CAN_F9R1_FB4_Pos (4U)
3599 #define CAN_F9R1_FB4_Msk (0x1U << CAN_F9R1_FB4_Pos) /*!< 0x00000010 */
3600 #define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk /*!<Filter bit 4 */
3601 #define CAN_F9R1_FB5_Pos (5U)
3602 #define CAN_F9R1_FB5_Msk (0x1U << CAN_F9R1_FB5_Pos) /*!< 0x00000020 */
3603 #define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk /*!<Filter bit 5 */
3604 #define CAN_F9R1_FB6_Pos (6U)
3605 #define CAN_F9R1_FB6_Msk (0x1U << CAN_F9R1_FB6_Pos) /*!< 0x00000040 */
3606 #define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk /*!<Filter bit 6 */
3607 #define CAN_F9R1_FB7_Pos (7U)
3608 #define CAN_F9R1_FB7_Msk (0x1U << CAN_F9R1_FB7_Pos) /*!< 0x00000080 */
3609 #define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk /*!<Filter bit 7 */
3610 #define CAN_F9R1_FB8_Pos (8U)
3611 #define CAN_F9R1_FB8_Msk (0x1U << CAN_F9R1_FB8_Pos) /*!< 0x00000100 */
3612 #define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk /*!<Filter bit 8 */
3613 #define CAN_F9R1_FB9_Pos (9U)
3614 #define CAN_F9R1_FB9_Msk (0x1U << CAN_F9R1_FB9_Pos) /*!< 0x00000200 */
3615 #define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk /*!<Filter bit 9 */
3616 #define CAN_F9R1_FB10_Pos (10U)
3617 #define CAN_F9R1_FB10_Msk (0x1U << CAN_F9R1_FB10_Pos) /*!< 0x00000400 */
3618 #define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk /*!<Filter bit 10 */
3619 #define CAN_F9R1_FB11_Pos (11U)
3620 #define CAN_F9R1_FB11_Msk (0x1U << CAN_F9R1_FB11_Pos) /*!< 0x00000800 */
3621 #define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk /*!<Filter bit 11 */
3622 #define CAN_F9R1_FB12_Pos (12U)
3623 #define CAN_F9R1_FB12_Msk (0x1U << CAN_F9R1_FB12_Pos) /*!< 0x00001000 */
3624 #define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk /*!<Filter bit 12 */
3625 #define CAN_F9R1_FB13_Pos (13U)
3626 #define CAN_F9R1_FB13_Msk (0x1U << CAN_F9R1_FB13_Pos) /*!< 0x00002000 */
3627 #define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk /*!<Filter bit 13 */
3628 #define CAN_F9R1_FB14_Pos (14U)
3629 #define CAN_F9R1_FB14_Msk (0x1U << CAN_F9R1_FB14_Pos) /*!< 0x00004000 */
3630 #define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk /*!<Filter bit 14 */
3631 #define CAN_F9R1_FB15_Pos (15U)
3632 #define CAN_F9R1_FB15_Msk (0x1U << CAN_F9R1_FB15_Pos) /*!< 0x00008000 */
3633 #define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk /*!<Filter bit 15 */
3634 #define CAN_F9R1_FB16_Pos (16U)
3635 #define CAN_F9R1_FB16_Msk (0x1U << CAN_F9R1_FB16_Pos) /*!< 0x00010000 */
3636 #define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk /*!<Filter bit 16 */
3637 #define CAN_F9R1_FB17_Pos (17U)
3638 #define CAN_F9R1_FB17_Msk (0x1U << CAN_F9R1_FB17_Pos) /*!< 0x00020000 */
3639 #define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk /*!<Filter bit 17 */
3640 #define CAN_F9R1_FB18_Pos (18U)
3641 #define CAN_F9R1_FB18_Msk (0x1U << CAN_F9R1_FB18_Pos) /*!< 0x00040000 */
3642 #define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk /*!<Filter bit 18 */
3643 #define CAN_F9R1_FB19_Pos (19U)
3644 #define CAN_F9R1_FB19_Msk (0x1U << CAN_F9R1_FB19_Pos) /*!< 0x00080000 */
3645 #define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk /*!<Filter bit 19 */
3646 #define CAN_F9R1_FB20_Pos (20U)
3647 #define CAN_F9R1_FB20_Msk (0x1U << CAN_F9R1_FB20_Pos) /*!< 0x00100000 */
3648 #define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk /*!<Filter bit 20 */
3649 #define CAN_F9R1_FB21_Pos (21U)
3650 #define CAN_F9R1_FB21_Msk (0x1U << CAN_F9R1_FB21_Pos) /*!< 0x00200000 */
3651 #define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk /*!<Filter bit 21 */
3652 #define CAN_F9R1_FB22_Pos (22U)
3653 #define CAN_F9R1_FB22_Msk (0x1U << CAN_F9R1_FB22_Pos) /*!< 0x00400000 */
3654 #define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk /*!<Filter bit 22 */
3655 #define CAN_F9R1_FB23_Pos (23U)
3656 #define CAN_F9R1_FB23_Msk (0x1U << CAN_F9R1_FB23_Pos) /*!< 0x00800000 */
3657 #define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk /*!<Filter bit 23 */
3658 #define CAN_F9R1_FB24_Pos (24U)
3659 #define CAN_F9R1_FB24_Msk (0x1U << CAN_F9R1_FB24_Pos) /*!< 0x01000000 */
3660 #define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk /*!<Filter bit 24 */
3661 #define CAN_F9R1_FB25_Pos (25U)
3662 #define CAN_F9R1_FB25_Msk (0x1U << CAN_F9R1_FB25_Pos) /*!< 0x02000000 */
3663 #define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk /*!<Filter bit 25 */
3664 #define CAN_F9R1_FB26_Pos (26U)
3665 #define CAN_F9R1_FB26_Msk (0x1U << CAN_F9R1_FB26_Pos) /*!< 0x04000000 */
3666 #define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk /*!<Filter bit 26 */
3667 #define CAN_F9R1_FB27_Pos (27U)
3668 #define CAN_F9R1_FB27_Msk (0x1U << CAN_F9R1_FB27_Pos) /*!< 0x08000000 */
3669 #define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk /*!<Filter bit 27 */
3670 #define CAN_F9R1_FB28_Pos (28U)
3671 #define CAN_F9R1_FB28_Msk (0x1U << CAN_F9R1_FB28_Pos) /*!< 0x10000000 */
3672 #define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk /*!<Filter bit 28 */
3673 #define CAN_F9R1_FB29_Pos (29U)
3674 #define CAN_F9R1_FB29_Msk (0x1U << CAN_F9R1_FB29_Pos) /*!< 0x20000000 */
3675 #define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk /*!<Filter bit 29 */
3676 #define CAN_F9R1_FB30_Pos (30U)
3677 #define CAN_F9R1_FB30_Msk (0x1U << CAN_F9R1_FB30_Pos) /*!< 0x40000000 */
3678 #define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk /*!<Filter bit 30 */
3679 #define CAN_F9R1_FB31_Pos (31U)
3680 #define CAN_F9R1_FB31_Msk (0x1U << CAN_F9R1_FB31_Pos) /*!< 0x80000000 */
3681 #define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk /*!<Filter bit 31 */
3682
3683 /******************* Bit definition for CAN_F10R1 register ******************/
3684 #define CAN_F10R1_FB0_Pos (0U)
3685 #define CAN_F10R1_FB0_Msk (0x1U << CAN_F10R1_FB0_Pos) /*!< 0x00000001 */
3686 #define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk /*!<Filter bit 0 */
3687 #define CAN_F10R1_FB1_Pos (1U)
3688 #define CAN_F10R1_FB1_Msk (0x1U << CAN_F10R1_FB1_Pos) /*!< 0x00000002 */
3689 #define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk /*!<Filter bit 1 */
3690 #define CAN_F10R1_FB2_Pos (2U)
3691 #define CAN_F10R1_FB2_Msk (0x1U << CAN_F10R1_FB2_Pos) /*!< 0x00000004 */
3692 #define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk /*!<Filter bit 2 */
3693 #define CAN_F10R1_FB3_Pos (3U)
3694 #define CAN_F10R1_FB3_Msk (0x1U << CAN_F10R1_FB3_Pos) /*!< 0x00000008 */
3695 #define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk /*!<Filter bit 3 */
3696 #define CAN_F10R1_FB4_Pos (4U)
3697 #define CAN_F10R1_FB4_Msk (0x1U << CAN_F10R1_FB4_Pos) /*!< 0x00000010 */
3698 #define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk /*!<Filter bit 4 */
3699 #define CAN_F10R1_FB5_Pos (5U)
3700 #define CAN_F10R1_FB5_Msk (0x1U << CAN_F10R1_FB5_Pos) /*!< 0x00000020 */
3701 #define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk /*!<Filter bit 5 */
3702 #define CAN_F10R1_FB6_Pos (6U)
3703 #define CAN_F10R1_FB6_Msk (0x1U << CAN_F10R1_FB6_Pos) /*!< 0x00000040 */
3704 #define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk /*!<Filter bit 6 */
3705 #define CAN_F10R1_FB7_Pos (7U)
3706 #define CAN_F10R1_FB7_Msk (0x1U << CAN_F10R1_FB7_Pos) /*!< 0x00000080 */
3707 #define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk /*!<Filter bit 7 */
3708 #define CAN_F10R1_FB8_Pos (8U)
3709 #define CAN_F10R1_FB8_Msk (0x1U << CAN_F10R1_FB8_Pos) /*!< 0x00000100 */
3710 #define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk /*!<Filter bit 8 */
3711 #define CAN_F10R1_FB9_Pos (9U)
3712 #define CAN_F10R1_FB9_Msk (0x1U << CAN_F10R1_FB9_Pos) /*!< 0x00000200 */
3713 #define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk /*!<Filter bit 9 */
3714 #define CAN_F10R1_FB10_Pos (10U)
3715 #define CAN_F10R1_FB10_Msk (0x1U << CAN_F10R1_FB10_Pos) /*!< 0x00000400 */
3716 #define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk /*!<Filter bit 10 */
3717 #define CAN_F10R1_FB11_Pos (11U)
3718 #define CAN_F10R1_FB11_Msk (0x1U << CAN_F10R1_FB11_Pos) /*!< 0x00000800 */
3719 #define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk /*!<Filter bit 11 */
3720 #define CAN_F10R1_FB12_Pos (12U)
3721 #define CAN_F10R1_FB12_Msk (0x1U << CAN_F10R1_FB12_Pos) /*!< 0x00001000 */
3722 #define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk /*!<Filter bit 12 */
3723 #define CAN_F10R1_FB13_Pos (13U)
3724 #define CAN_F10R1_FB13_Msk (0x1U << CAN_F10R1_FB13_Pos) /*!< 0x00002000 */
3725 #define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk /*!<Filter bit 13 */
3726 #define CAN_F10R1_FB14_Pos (14U)
3727 #define CAN_F10R1_FB14_Msk (0x1U << CAN_F10R1_FB14_Pos) /*!< 0x00004000 */
3728 #define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk /*!<Filter bit 14 */
3729 #define CAN_F10R1_FB15_Pos (15U)
3730 #define CAN_F10R1_FB15_Msk (0x1U << CAN_F10R1_FB15_Pos) /*!< 0x00008000 */
3731 #define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk /*!<Filter bit 15 */
3732 #define CAN_F10R1_FB16_Pos (16U)
3733 #define CAN_F10R1_FB16_Msk (0x1U << CAN_F10R1_FB16_Pos) /*!< 0x00010000 */
3734 #define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk /*!<Filter bit 16 */
3735 #define CAN_F10R1_FB17_Pos (17U)
3736 #define CAN_F10R1_FB17_Msk (0x1U << CAN_F10R1_FB17_Pos) /*!< 0x00020000 */
3737 #define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk /*!<Filter bit 17 */
3738 #define CAN_F10R1_FB18_Pos (18U)
3739 #define CAN_F10R1_FB18_Msk (0x1U << CAN_F10R1_FB18_Pos) /*!< 0x00040000 */
3740 #define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk /*!<Filter bit 18 */
3741 #define CAN_F10R1_FB19_Pos (19U)
3742 #define CAN_F10R1_FB19_Msk (0x1U << CAN_F10R1_FB19_Pos) /*!< 0x00080000 */
3743 #define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk /*!<Filter bit 19 */
3744 #define CAN_F10R1_FB20_Pos (20U)
3745 #define CAN_F10R1_FB20_Msk (0x1U << CAN_F10R1_FB20_Pos) /*!< 0x00100000 */
3746 #define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk /*!<Filter bit 20 */
3747 #define CAN_F10R1_FB21_Pos (21U)
3748 #define CAN_F10R1_FB21_Msk (0x1U << CAN_F10R1_FB21_Pos) /*!< 0x00200000 */
3749 #define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk /*!<Filter bit 21 */
3750 #define CAN_F10R1_FB22_Pos (22U)
3751 #define CAN_F10R1_FB22_Msk (0x1U << CAN_F10R1_FB22_Pos) /*!< 0x00400000 */
3752 #define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk /*!<Filter bit 22 */
3753 #define CAN_F10R1_FB23_Pos (23U)
3754 #define CAN_F10R1_FB23_Msk (0x1U << CAN_F10R1_FB23_Pos) /*!< 0x00800000 */
3755 #define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk /*!<Filter bit 23 */
3756 #define CAN_F10R1_FB24_Pos (24U)
3757 #define CAN_F10R1_FB24_Msk (0x1U << CAN_F10R1_FB24_Pos) /*!< 0x01000000 */
3758 #define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk /*!<Filter bit 24 */
3759 #define CAN_F10R1_FB25_Pos (25U)
3760 #define CAN_F10R1_FB25_Msk (0x1U << CAN_F10R1_FB25_Pos) /*!< 0x02000000 */
3761 #define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk /*!<Filter bit 25 */
3762 #define CAN_F10R1_FB26_Pos (26U)
3763 #define CAN_F10R1_FB26_Msk (0x1U << CAN_F10R1_FB26_Pos) /*!< 0x04000000 */
3764 #define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk /*!<Filter bit 26 */
3765 #define CAN_F10R1_FB27_Pos (27U)
3766 #define CAN_F10R1_FB27_Msk (0x1U << CAN_F10R1_FB27_Pos) /*!< 0x08000000 */
3767 #define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk /*!<Filter bit 27 */
3768 #define CAN_F10R1_FB28_Pos (28U)
3769 #define CAN_F10R1_FB28_Msk (0x1U << CAN_F10R1_FB28_Pos) /*!< 0x10000000 */
3770 #define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk /*!<Filter bit 28 */
3771 #define CAN_F10R1_FB29_Pos (29U)
3772 #define CAN_F10R1_FB29_Msk (0x1U << CAN_F10R1_FB29_Pos) /*!< 0x20000000 */
3773 #define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk /*!<Filter bit 29 */
3774 #define CAN_F10R1_FB30_Pos (30U)
3775 #define CAN_F10R1_FB30_Msk (0x1U << CAN_F10R1_FB30_Pos) /*!< 0x40000000 */
3776 #define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk /*!<Filter bit 30 */
3777 #define CAN_F10R1_FB31_Pos (31U)
3778 #define CAN_F10R1_FB31_Msk (0x1U << CAN_F10R1_FB31_Pos) /*!< 0x80000000 */
3779 #define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk /*!<Filter bit 31 */
3780
3781 /******************* Bit definition for CAN_F11R1 register ******************/
3782 #define CAN_F11R1_FB0_Pos (0U)
3783 #define CAN_F11R1_FB0_Msk (0x1U << CAN_F11R1_FB0_Pos) /*!< 0x00000001 */
3784 #define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk /*!<Filter bit 0 */
3785 #define CAN_F11R1_FB1_Pos (1U)
3786 #define CAN_F11R1_FB1_Msk (0x1U << CAN_F11R1_FB1_Pos) /*!< 0x00000002 */
3787 #define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk /*!<Filter bit 1 */
3788 #define CAN_F11R1_FB2_Pos (2U)
3789 #define CAN_F11R1_FB2_Msk (0x1U << CAN_F11R1_FB2_Pos) /*!< 0x00000004 */
3790 #define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk /*!<Filter bit 2 */
3791 #define CAN_F11R1_FB3_Pos (3U)
3792 #define CAN_F11R1_FB3_Msk (0x1U << CAN_F11R1_FB3_Pos) /*!< 0x00000008 */
3793 #define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk /*!<Filter bit 3 */
3794 #define CAN_F11R1_FB4_Pos (4U)
3795 #define CAN_F11R1_FB4_Msk (0x1U << CAN_F11R1_FB4_Pos) /*!< 0x00000010 */
3796 #define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk /*!<Filter bit 4 */
3797 #define CAN_F11R1_FB5_Pos (5U)
3798 #define CAN_F11R1_FB5_Msk (0x1U << CAN_F11R1_FB5_Pos) /*!< 0x00000020 */
3799 #define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk /*!<Filter bit 5 */
3800 #define CAN_F11R1_FB6_Pos (6U)
3801 #define CAN_F11R1_FB6_Msk (0x1U << CAN_F11R1_FB6_Pos) /*!< 0x00000040 */
3802 #define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk /*!<Filter bit 6 */
3803 #define CAN_F11R1_FB7_Pos (7U)
3804 #define CAN_F11R1_FB7_Msk (0x1U << CAN_F11R1_FB7_Pos) /*!< 0x00000080 */
3805 #define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk /*!<Filter bit 7 */
3806 #define CAN_F11R1_FB8_Pos (8U)
3807 #define CAN_F11R1_FB8_Msk (0x1U << CAN_F11R1_FB8_Pos) /*!< 0x00000100 */
3808 #define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk /*!<Filter bit 8 */
3809 #define CAN_F11R1_FB9_Pos (9U)
3810 #define CAN_F11R1_FB9_Msk (0x1U << CAN_F11R1_FB9_Pos) /*!< 0x00000200 */
3811 #define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk /*!<Filter bit 9 */
3812 #define CAN_F11R1_FB10_Pos (10U)
3813 #define CAN_F11R1_FB10_Msk (0x1U << CAN_F11R1_FB10_Pos) /*!< 0x00000400 */
3814 #define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk /*!<Filter bit 10 */
3815 #define CAN_F11R1_FB11_Pos (11U)
3816 #define CAN_F11R1_FB11_Msk (0x1U << CAN_F11R1_FB11_Pos) /*!< 0x00000800 */
3817 #define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk /*!<Filter bit 11 */
3818 #define CAN_F11R1_FB12_Pos (12U)
3819 #define CAN_F11R1_FB12_Msk (0x1U << CAN_F11R1_FB12_Pos) /*!< 0x00001000 */
3820 #define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk /*!<Filter bit 12 */
3821 #define CAN_F11R1_FB13_Pos (13U)
3822 #define CAN_F11R1_FB13_Msk (0x1U << CAN_F11R1_FB13_Pos) /*!< 0x00002000 */
3823 #define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk /*!<Filter bit 13 */
3824 #define CAN_F11R1_FB14_Pos (14U)
3825 #define CAN_F11R1_FB14_Msk (0x1U << CAN_F11R1_FB14_Pos) /*!< 0x00004000 */
3826 #define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk /*!<Filter bit 14 */
3827 #define CAN_F11R1_FB15_Pos (15U)
3828 #define CAN_F11R1_FB15_Msk (0x1U << CAN_F11R1_FB15_Pos) /*!< 0x00008000 */
3829 #define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk /*!<Filter bit 15 */
3830 #define CAN_F11R1_FB16_Pos (16U)
3831 #define CAN_F11R1_FB16_Msk (0x1U << CAN_F11R1_FB16_Pos) /*!< 0x00010000 */
3832 #define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk /*!<Filter bit 16 */
3833 #define CAN_F11R1_FB17_Pos (17U)
3834 #define CAN_F11R1_FB17_Msk (0x1U << CAN_F11R1_FB17_Pos) /*!< 0x00020000 */
3835 #define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk /*!<Filter bit 17 */
3836 #define CAN_F11R1_FB18_Pos (18U)
3837 #define CAN_F11R1_FB18_Msk (0x1U << CAN_F11R1_FB18_Pos) /*!< 0x00040000 */
3838 #define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk /*!<Filter bit 18 */
3839 #define CAN_F11R1_FB19_Pos (19U)
3840 #define CAN_F11R1_FB19_Msk (0x1U << CAN_F11R1_FB19_Pos) /*!< 0x00080000 */
3841 #define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk /*!<Filter bit 19 */
3842 #define CAN_F11R1_FB20_Pos (20U)
3843 #define CAN_F11R1_FB20_Msk (0x1U << CAN_F11R1_FB20_Pos) /*!< 0x00100000 */
3844 #define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk /*!<Filter bit 20 */
3845 #define CAN_F11R1_FB21_Pos (21U)
3846 #define CAN_F11R1_FB21_Msk (0x1U << CAN_F11R1_FB21_Pos) /*!< 0x00200000 */
3847 #define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk /*!<Filter bit 21 */
3848 #define CAN_F11R1_FB22_Pos (22U)
3849 #define CAN_F11R1_FB22_Msk (0x1U << CAN_F11R1_FB22_Pos) /*!< 0x00400000 */
3850 #define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk /*!<Filter bit 22 */
3851 #define CAN_F11R1_FB23_Pos (23U)
3852 #define CAN_F11R1_FB23_Msk (0x1U << CAN_F11R1_FB23_Pos) /*!< 0x00800000 */
3853 #define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk /*!<Filter bit 23 */
3854 #define CAN_F11R1_FB24_Pos (24U)
3855 #define CAN_F11R1_FB24_Msk (0x1U << CAN_F11R1_FB24_Pos) /*!< 0x01000000 */
3856 #define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk /*!<Filter bit 24 */
3857 #define CAN_F11R1_FB25_Pos (25U)
3858 #define CAN_F11R1_FB25_Msk (0x1U << CAN_F11R1_FB25_Pos) /*!< 0x02000000 */
3859 #define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk /*!<Filter bit 25 */
3860 #define CAN_F11R1_FB26_Pos (26U)
3861 #define CAN_F11R1_FB26_Msk (0x1U << CAN_F11R1_FB26_Pos) /*!< 0x04000000 */
3862 #define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk /*!<Filter bit 26 */
3863 #define CAN_F11R1_FB27_Pos (27U)
3864 #define CAN_F11R1_FB27_Msk (0x1U << CAN_F11R1_FB27_Pos) /*!< 0x08000000 */
3865 #define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk /*!<Filter bit 27 */
3866 #define CAN_F11R1_FB28_Pos (28U)
3867 #define CAN_F11R1_FB28_Msk (0x1U << CAN_F11R1_FB28_Pos) /*!< 0x10000000 */
3868 #define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk /*!<Filter bit 28 */
3869 #define CAN_F11R1_FB29_Pos (29U)
3870 #define CAN_F11R1_FB29_Msk (0x1U << CAN_F11R1_FB29_Pos) /*!< 0x20000000 */
3871 #define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk /*!<Filter bit 29 */
3872 #define CAN_F11R1_FB30_Pos (30U)
3873 #define CAN_F11R1_FB30_Msk (0x1U << CAN_F11R1_FB30_Pos) /*!< 0x40000000 */
3874 #define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk /*!<Filter bit 30 */
3875 #define CAN_F11R1_FB31_Pos (31U)
3876 #define CAN_F11R1_FB31_Msk (0x1U << CAN_F11R1_FB31_Pos) /*!< 0x80000000 */
3877 #define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk /*!<Filter bit 31 */
3878
3879 /******************* Bit definition for CAN_F12R1 register ******************/
3880 #define CAN_F12R1_FB0_Pos (0U)
3881 #define CAN_F12R1_FB0_Msk (0x1U << CAN_F12R1_FB0_Pos) /*!< 0x00000001 */
3882 #define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk /*!<Filter bit 0 */
3883 #define CAN_F12R1_FB1_Pos (1U)
3884 #define CAN_F12R1_FB1_Msk (0x1U << CAN_F12R1_FB1_Pos) /*!< 0x00000002 */
3885 #define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk /*!<Filter bit 1 */
3886 #define CAN_F12R1_FB2_Pos (2U)
3887 #define CAN_F12R1_FB2_Msk (0x1U << CAN_F12R1_FB2_Pos) /*!< 0x00000004 */
3888 #define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk /*!<Filter bit 2 */
3889 #define CAN_F12R1_FB3_Pos (3U)
3890 #define CAN_F12R1_FB3_Msk (0x1U << CAN_F12R1_FB3_Pos) /*!< 0x00000008 */
3891 #define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk /*!<Filter bit 3 */
3892 #define CAN_F12R1_FB4_Pos (4U)
3893 #define CAN_F12R1_FB4_Msk (0x1U << CAN_F12R1_FB4_Pos) /*!< 0x00000010 */
3894 #define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk /*!<Filter bit 4 */
3895 #define CAN_F12R1_FB5_Pos (5U)
3896 #define CAN_F12R1_FB5_Msk (0x1U << CAN_F12R1_FB5_Pos) /*!< 0x00000020 */
3897 #define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk /*!<Filter bit 5 */
3898 #define CAN_F12R1_FB6_Pos (6U)
3899 #define CAN_F12R1_FB6_Msk (0x1U << CAN_F12R1_FB6_Pos) /*!< 0x00000040 */
3900 #define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk /*!<Filter bit 6 */
3901 #define CAN_F12R1_FB7_Pos (7U)
3902 #define CAN_F12R1_FB7_Msk (0x1U << CAN_F12R1_FB7_Pos) /*!< 0x00000080 */
3903 #define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk /*!<Filter bit 7 */
3904 #define CAN_F12R1_FB8_Pos (8U)
3905 #define CAN_F12R1_FB8_Msk (0x1U << CAN_F12R1_FB8_Pos) /*!< 0x00000100 */
3906 #define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk /*!<Filter bit 8 */
3907 #define CAN_F12R1_FB9_Pos (9U)
3908 #define CAN_F12R1_FB9_Msk (0x1U << CAN_F12R1_FB9_Pos) /*!< 0x00000200 */
3909 #define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk /*!<Filter bit 9 */
3910 #define CAN_F12R1_FB10_Pos (10U)
3911 #define CAN_F12R1_FB10_Msk (0x1U << CAN_F12R1_FB10_Pos) /*!< 0x00000400 */
3912 #define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk /*!<Filter bit 10 */
3913 #define CAN_F12R1_FB11_Pos (11U)
3914 #define CAN_F12R1_FB11_Msk (0x1U << CAN_F12R1_FB11_Pos) /*!< 0x00000800 */
3915 #define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk /*!<Filter bit 11 */
3916 #define CAN_F12R1_FB12_Pos (12U)
3917 #define CAN_F12R1_FB12_Msk (0x1U << CAN_F12R1_FB12_Pos) /*!< 0x00001000 */
3918 #define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk /*!<Filter bit 12 */
3919 #define CAN_F12R1_FB13_Pos (13U)
3920 #define CAN_F12R1_FB13_Msk (0x1U << CAN_F12R1_FB13_Pos) /*!< 0x00002000 */
3921 #define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk /*!<Filter bit 13 */
3922 #define CAN_F12R1_FB14_Pos (14U)
3923 #define CAN_F12R1_FB14_Msk (0x1U << CAN_F12R1_FB14_Pos) /*!< 0x00004000 */
3924 #define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk /*!<Filter bit 14 */
3925 #define CAN_F12R1_FB15_Pos (15U)
3926 #define CAN_F12R1_FB15_Msk (0x1U << CAN_F12R1_FB15_Pos) /*!< 0x00008000 */
3927 #define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk /*!<Filter bit 15 */
3928 #define CAN_F12R1_FB16_Pos (16U)
3929 #define CAN_F12R1_FB16_Msk (0x1U << CAN_F12R1_FB16_Pos) /*!< 0x00010000 */
3930 #define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk /*!<Filter bit 16 */
3931 #define CAN_F12R1_FB17_Pos (17U)
3932 #define CAN_F12R1_FB17_Msk (0x1U << CAN_F12R1_FB17_Pos) /*!< 0x00020000 */
3933 #define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk /*!<Filter bit 17 */
3934 #define CAN_F12R1_FB18_Pos (18U)
3935 #define CAN_F12R1_FB18_Msk (0x1U << CAN_F12R1_FB18_Pos) /*!< 0x00040000 */
3936 #define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk /*!<Filter bit 18 */
3937 #define CAN_F12R1_FB19_Pos (19U)
3938 #define CAN_F12R1_FB19_Msk (0x1U << CAN_F12R1_FB19_Pos) /*!< 0x00080000 */
3939 #define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk /*!<Filter bit 19 */
3940 #define CAN_F12R1_FB20_Pos (20U)
3941 #define CAN_F12R1_FB20_Msk (0x1U << CAN_F12R1_FB20_Pos) /*!< 0x00100000 */
3942 #define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk /*!<Filter bit 20 */
3943 #define CAN_F12R1_FB21_Pos (21U)
3944 #define CAN_F12R1_FB21_Msk (0x1U << CAN_F12R1_FB21_Pos) /*!< 0x00200000 */
3945 #define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk /*!<Filter bit 21 */
3946 #define CAN_F12R1_FB22_Pos (22U)
3947 #define CAN_F12R1_FB22_Msk (0x1U << CAN_F12R1_FB22_Pos) /*!< 0x00400000 */
3948 #define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk /*!<Filter bit 22 */
3949 #define CAN_F12R1_FB23_Pos (23U)
3950 #define CAN_F12R1_FB23_Msk (0x1U << CAN_F12R1_FB23_Pos) /*!< 0x00800000 */
3951 #define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk /*!<Filter bit 23 */
3952 #define CAN_F12R1_FB24_Pos (24U)
3953 #define CAN_F12R1_FB24_Msk (0x1U << CAN_F12R1_FB24_Pos) /*!< 0x01000000 */
3954 #define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk /*!<Filter bit 24 */
3955 #define CAN_F12R1_FB25_Pos (25U)
3956 #define CAN_F12R1_FB25_Msk (0x1U << CAN_F12R1_FB25_Pos) /*!< 0x02000000 */
3957 #define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk /*!<Filter bit 25 */
3958 #define CAN_F12R1_FB26_Pos (26U)
3959 #define CAN_F12R1_FB26_Msk (0x1U << CAN_F12R1_FB26_Pos) /*!< 0x04000000 */
3960 #define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk /*!<Filter bit 26 */
3961 #define CAN_F12R1_FB27_Pos (27U)
3962 #define CAN_F12R1_FB27_Msk (0x1U << CAN_F12R1_FB27_Pos) /*!< 0x08000000 */
3963 #define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk /*!<Filter bit 27 */
3964 #define CAN_F12R1_FB28_Pos (28U)
3965 #define CAN_F12R1_FB28_Msk (0x1U << CAN_F12R1_FB28_Pos) /*!< 0x10000000 */
3966 #define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk /*!<Filter bit 28 */
3967 #define CAN_F12R1_FB29_Pos (29U)
3968 #define CAN_F12R1_FB29_Msk (0x1U << CAN_F12R1_FB29_Pos) /*!< 0x20000000 */
3969 #define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk /*!<Filter bit 29 */
3970 #define CAN_F12R1_FB30_Pos (30U)
3971 #define CAN_F12R1_FB30_Msk (0x1U << CAN_F12R1_FB30_Pos) /*!< 0x40000000 */
3972 #define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk /*!<Filter bit 30 */
3973 #define CAN_F12R1_FB31_Pos (31U)
3974 #define CAN_F12R1_FB31_Msk (0x1U << CAN_F12R1_FB31_Pos) /*!< 0x80000000 */
3975 #define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk /*!<Filter bit 31 */
3976
3977 /******************* Bit definition for CAN_F13R1 register ******************/
3978 #define CAN_F13R1_FB0_Pos (0U)
3979 #define CAN_F13R1_FB0_Msk (0x1U << CAN_F13R1_FB0_Pos) /*!< 0x00000001 */
3980 #define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk /*!<Filter bit 0 */
3981 #define CAN_F13R1_FB1_Pos (1U)
3982 #define CAN_F13R1_FB1_Msk (0x1U << CAN_F13R1_FB1_Pos) /*!< 0x00000002 */
3983 #define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk /*!<Filter bit 1 */
3984 #define CAN_F13R1_FB2_Pos (2U)
3985 #define CAN_F13R1_FB2_Msk (0x1U << CAN_F13R1_FB2_Pos) /*!< 0x00000004 */
3986 #define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk /*!<Filter bit 2 */
3987 #define CAN_F13R1_FB3_Pos (3U)
3988 #define CAN_F13R1_FB3_Msk (0x1U << CAN_F13R1_FB3_Pos) /*!< 0x00000008 */
3989 #define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk /*!<Filter bit 3 */
3990 #define CAN_F13R1_FB4_Pos (4U)
3991 #define CAN_F13R1_FB4_Msk (0x1U << CAN_F13R1_FB4_Pos) /*!< 0x00000010 */
3992 #define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk /*!<Filter bit 4 */
3993 #define CAN_F13R1_FB5_Pos (5U)
3994 #define CAN_F13R1_FB5_Msk (0x1U << CAN_F13R1_FB5_Pos) /*!< 0x00000020 */
3995 #define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk /*!<Filter bit 5 */
3996 #define CAN_F13R1_FB6_Pos (6U)
3997 #define CAN_F13R1_FB6_Msk (0x1U << CAN_F13R1_FB6_Pos) /*!< 0x00000040 */
3998 #define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk /*!<Filter bit 6 */
3999 #define CAN_F13R1_FB7_Pos (7U)
4000 #define CAN_F13R1_FB7_Msk (0x1U << CAN_F13R1_FB7_Pos) /*!< 0x00000080 */
4001 #define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk /*!<Filter bit 7 */
4002 #define CAN_F13R1_FB8_Pos (8U)
4003 #define CAN_F13R1_FB8_Msk (0x1U << CAN_F13R1_FB8_Pos) /*!< 0x00000100 */
4004 #define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk /*!<Filter bit 8 */
4005 #define CAN_F13R1_FB9_Pos (9U)
4006 #define CAN_F13R1_FB9_Msk (0x1U << CAN_F13R1_FB9_Pos) /*!< 0x00000200 */
4007 #define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk /*!<Filter bit 9 */
4008 #define CAN_F13R1_FB10_Pos (10U)
4009 #define CAN_F13R1_FB10_Msk (0x1U << CAN_F13R1_FB10_Pos) /*!< 0x00000400 */
4010 #define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk /*!<Filter bit 10 */
4011 #define CAN_F13R1_FB11_Pos (11U)
4012 #define CAN_F13R1_FB11_Msk (0x1U << CAN_F13R1_FB11_Pos) /*!< 0x00000800 */
4013 #define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk /*!<Filter bit 11 */
4014 #define CAN_F13R1_FB12_Pos (12U)
4015 #define CAN_F13R1_FB12_Msk (0x1U << CAN_F13R1_FB12_Pos) /*!< 0x00001000 */
4016 #define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk /*!<Filter bit 12 */
4017 #define CAN_F13R1_FB13_Pos (13U)
4018 #define CAN_F13R1_FB13_Msk (0x1U << CAN_F13R1_FB13_Pos) /*!< 0x00002000 */
4019 #define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk /*!<Filter bit 13 */
4020 #define CAN_F13R1_FB14_Pos (14U)
4021 #define CAN_F13R1_FB14_Msk (0x1U << CAN_F13R1_FB14_Pos) /*!< 0x00004000 */
4022 #define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk /*!<Filter bit 14 */
4023 #define CAN_F13R1_FB15_Pos (15U)
4024 #define CAN_F13R1_FB15_Msk (0x1U << CAN_F13R1_FB15_Pos) /*!< 0x00008000 */
4025 #define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk /*!<Filter bit 15 */
4026 #define CAN_F13R1_FB16_Pos (16U)
4027 #define CAN_F13R1_FB16_Msk (0x1U << CAN_F13R1_FB16_Pos) /*!< 0x00010000 */
4028 #define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk /*!<Filter bit 16 */
4029 #define CAN_F13R1_FB17_Pos (17U)
4030 #define CAN_F13R1_FB17_Msk (0x1U << CAN_F13R1_FB17_Pos) /*!< 0x00020000 */
4031 #define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk /*!<Filter bit 17 */
4032 #define CAN_F13R1_FB18_Pos (18U)
4033 #define CAN_F13R1_FB18_Msk (0x1U << CAN_F13R1_FB18_Pos) /*!< 0x00040000 */
4034 #define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk /*!<Filter bit 18 */
4035 #define CAN_F13R1_FB19_Pos (19U)
4036 #define CAN_F13R1_FB19_Msk (0x1U << CAN_F13R1_FB19_Pos) /*!< 0x00080000 */
4037 #define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk /*!<Filter bit 19 */
4038 #define CAN_F13R1_FB20_Pos (20U)
4039 #define CAN_F13R1_FB20_Msk (0x1U << CAN_F13R1_FB20_Pos) /*!< 0x00100000 */
4040 #define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk /*!<Filter bit 20 */
4041 #define CAN_F13R1_FB21_Pos (21U)
4042 #define CAN_F13R1_FB21_Msk (0x1U << CAN_F13R1_FB21_Pos) /*!< 0x00200000 */
4043 #define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk /*!<Filter bit 21 */
4044 #define CAN_F13R1_FB22_Pos (22U)
4045 #define CAN_F13R1_FB22_Msk (0x1U << CAN_F13R1_FB22_Pos) /*!< 0x00400000 */
4046 #define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk /*!<Filter bit 22 */
4047 #define CAN_F13R1_FB23_Pos (23U)
4048 #define CAN_F13R1_FB23_Msk (0x1U << CAN_F13R1_FB23_Pos) /*!< 0x00800000 */
4049 #define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk /*!<Filter bit 23 */
4050 #define CAN_F13R1_FB24_Pos (24U)
4051 #define CAN_F13R1_FB24_Msk (0x1U << CAN_F13R1_FB24_Pos) /*!< 0x01000000 */
4052 #define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk /*!<Filter bit 24 */
4053 #define CAN_F13R1_FB25_Pos (25U)
4054 #define CAN_F13R1_FB25_Msk (0x1U << CAN_F13R1_FB25_Pos) /*!< 0x02000000 */
4055 #define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk /*!<Filter bit 25 */
4056 #define CAN_F13R1_FB26_Pos (26U)
4057 #define CAN_F13R1_FB26_Msk (0x1U << CAN_F13R1_FB26_Pos) /*!< 0x04000000 */
4058 #define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk /*!<Filter bit 26 */
4059 #define CAN_F13R1_FB27_Pos (27U)
4060 #define CAN_F13R1_FB27_Msk (0x1U << CAN_F13R1_FB27_Pos) /*!< 0x08000000 */
4061 #define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk /*!<Filter bit 27 */
4062 #define CAN_F13R1_FB28_Pos (28U)
4063 #define CAN_F13R1_FB28_Msk (0x1U << CAN_F13R1_FB28_Pos) /*!< 0x10000000 */
4064 #define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk /*!<Filter bit 28 */
4065 #define CAN_F13R1_FB29_Pos (29U)
4066 #define CAN_F13R1_FB29_Msk (0x1U << CAN_F13R1_FB29_Pos) /*!< 0x20000000 */
4067 #define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk /*!<Filter bit 29 */
4068 #define CAN_F13R1_FB30_Pos (30U)
4069 #define CAN_F13R1_FB30_Msk (0x1U << CAN_F13R1_FB30_Pos) /*!< 0x40000000 */
4070 #define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk /*!<Filter bit 30 */
4071 #define CAN_F13R1_FB31_Pos (31U)
4072 #define CAN_F13R1_FB31_Msk (0x1U << CAN_F13R1_FB31_Pos) /*!< 0x80000000 */
4073 #define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk /*!<Filter bit 31 */
4074
4075 /******************* Bit definition for CAN_F0R2 register *******************/
4076 #define CAN_F0R2_FB0_Pos (0U)
4077 #define CAN_F0R2_FB0_Msk (0x1U << CAN_F0R2_FB0_Pos) /*!< 0x00000001 */
4078 #define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk /*!<Filter bit 0 */
4079 #define CAN_F0R2_FB1_Pos (1U)
4080 #define CAN_F0R2_FB1_Msk (0x1U << CAN_F0R2_FB1_Pos) /*!< 0x00000002 */
4081 #define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk /*!<Filter bit 1 */
4082 #define CAN_F0R2_FB2_Pos (2U)
4083 #define CAN_F0R2_FB2_Msk (0x1U << CAN_F0R2_FB2_Pos) /*!< 0x00000004 */
4084 #define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk /*!<Filter bit 2 */
4085 #define CAN_F0R2_FB3_Pos (3U)
4086 #define CAN_F0R2_FB3_Msk (0x1U << CAN_F0R2_FB3_Pos) /*!< 0x00000008 */
4087 #define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk /*!<Filter bit 3 */
4088 #define CAN_F0R2_FB4_Pos (4U)
4089 #define CAN_F0R2_FB4_Msk (0x1U << CAN_F0R2_FB4_Pos) /*!< 0x00000010 */
4090 #define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk /*!<Filter bit 4 */
4091 #define CAN_F0R2_FB5_Pos (5U)
4092 #define CAN_F0R2_FB5_Msk (0x1U << CAN_F0R2_FB5_Pos) /*!< 0x00000020 */
4093 #define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk /*!<Filter bit 5 */
4094 #define CAN_F0R2_FB6_Pos (6U)
4095 #define CAN_F0R2_FB6_Msk (0x1U << CAN_F0R2_FB6_Pos) /*!< 0x00000040 */
4096 #define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk /*!<Filter bit 6 */
4097 #define CAN_F0R2_FB7_Pos (7U)
4098 #define CAN_F0R2_FB7_Msk (0x1U << CAN_F0R2_FB7_Pos) /*!< 0x00000080 */
4099 #define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk /*!<Filter bit 7 */
4100 #define CAN_F0R2_FB8_Pos (8U)
4101 #define CAN_F0R2_FB8_Msk (0x1U << CAN_F0R2_FB8_Pos) /*!< 0x00000100 */
4102 #define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk /*!<Filter bit 8 */
4103 #define CAN_F0R2_FB9_Pos (9U)
4104 #define CAN_F0R2_FB9_Msk (0x1U << CAN_F0R2_FB9_Pos) /*!< 0x00000200 */
4105 #define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk /*!<Filter bit 9 */
4106 #define CAN_F0R2_FB10_Pos (10U)
4107 #define CAN_F0R2_FB10_Msk (0x1U << CAN_F0R2_FB10_Pos) /*!< 0x00000400 */
4108 #define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk /*!<Filter bit 10 */
4109 #define CAN_F0R2_FB11_Pos (11U)
4110 #define CAN_F0R2_FB11_Msk (0x1U << CAN_F0R2_FB11_Pos) /*!< 0x00000800 */
4111 #define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk /*!<Filter bit 11 */
4112 #define CAN_F0R2_FB12_Pos (12U)
4113 #define CAN_F0R2_FB12_Msk (0x1U << CAN_F0R2_FB12_Pos) /*!< 0x00001000 */
4114 #define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk /*!<Filter bit 12 */
4115 #define CAN_F0R2_FB13_Pos (13U)
4116 #define CAN_F0R2_FB13_Msk (0x1U << CAN_F0R2_FB13_Pos) /*!< 0x00002000 */
4117 #define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk /*!<Filter bit 13 */
4118 #define CAN_F0R2_FB14_Pos (14U)
4119 #define CAN_F0R2_FB14_Msk (0x1U << CAN_F0R2_FB14_Pos) /*!< 0x00004000 */
4120 #define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk /*!<Filter bit 14 */
4121 #define CAN_F0R2_FB15_Pos (15U)
4122 #define CAN_F0R2_FB15_Msk (0x1U << CAN_F0R2_FB15_Pos) /*!< 0x00008000 */
4123 #define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk /*!<Filter bit 15 */
4124 #define CAN_F0R2_FB16_Pos (16U)
4125 #define CAN_F0R2_FB16_Msk (0x1U << CAN_F0R2_FB16_Pos) /*!< 0x00010000 */
4126 #define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk /*!<Filter bit 16 */
4127 #define CAN_F0R2_FB17_Pos (17U)
4128 #define CAN_F0R2_FB17_Msk (0x1U << CAN_F0R2_FB17_Pos) /*!< 0x00020000 */
4129 #define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk /*!<Filter bit 17 */
4130 #define CAN_F0R2_FB18_Pos (18U)
4131 #define CAN_F0R2_FB18_Msk (0x1U << CAN_F0R2_FB18_Pos) /*!< 0x00040000 */
4132 #define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk /*!<Filter bit 18 */
4133 #define CAN_F0R2_FB19_Pos (19U)
4134 #define CAN_F0R2_FB19_Msk (0x1U << CAN_F0R2_FB19_Pos) /*!< 0x00080000 */
4135 #define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk /*!<Filter bit 19 */
4136 #define CAN_F0R2_FB20_Pos (20U)
4137 #define CAN_F0R2_FB20_Msk (0x1U << CAN_F0R2_FB20_Pos) /*!< 0x00100000 */
4138 #define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk /*!<Filter bit 20 */
4139 #define CAN_F0R2_FB21_Pos (21U)
4140 #define CAN_F0R2_FB21_Msk (0x1U << CAN_F0R2_FB21_Pos) /*!< 0x00200000 */
4141 #define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk /*!<Filter bit 21 */
4142 #define CAN_F0R2_FB22_Pos (22U)
4143 #define CAN_F0R2_FB22_Msk (0x1U << CAN_F0R2_FB22_Pos) /*!< 0x00400000 */
4144 #define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk /*!<Filter bit 22 */
4145 #define CAN_F0R2_FB23_Pos (23U)
4146 #define CAN_F0R2_FB23_Msk (0x1U << CAN_F0R2_FB23_Pos) /*!< 0x00800000 */
4147 #define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk /*!<Filter bit 23 */
4148 #define CAN_F0R2_FB24_Pos (24U)
4149 #define CAN_F0R2_FB24_Msk (0x1U << CAN_F0R2_FB24_Pos) /*!< 0x01000000 */
4150 #define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk /*!<Filter bit 24 */
4151 #define CAN_F0R2_FB25_Pos (25U)
4152 #define CAN_F0R2_FB25_Msk (0x1U << CAN_F0R2_FB25_Pos) /*!< 0x02000000 */
4153 #define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk /*!<Filter bit 25 */
4154 #define CAN_F0R2_FB26_Pos (26U)
4155 #define CAN_F0R2_FB26_Msk (0x1U << CAN_F0R2_FB26_Pos) /*!< 0x04000000 */
4156 #define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk /*!<Filter bit 26 */
4157 #define CAN_F0R2_FB27_Pos (27U)
4158 #define CAN_F0R2_FB27_Msk (0x1U << CAN_F0R2_FB27_Pos) /*!< 0x08000000 */
4159 #define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk /*!<Filter bit 27 */
4160 #define CAN_F0R2_FB28_Pos (28U)
4161 #define CAN_F0R2_FB28_Msk (0x1U << CAN_F0R2_FB28_Pos) /*!< 0x10000000 */
4162 #define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk /*!<Filter bit 28 */
4163 #define CAN_F0R2_FB29_Pos (29U)
4164 #define CAN_F0R2_FB29_Msk (0x1U << CAN_F0R2_FB29_Pos) /*!< 0x20000000 */
4165 #define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk /*!<Filter bit 29 */
4166 #define CAN_F0R2_FB30_Pos (30U)
4167 #define CAN_F0R2_FB30_Msk (0x1U << CAN_F0R2_FB30_Pos) /*!< 0x40000000 */
4168 #define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk /*!<Filter bit 30 */
4169 #define CAN_F0R2_FB31_Pos (31U)
4170 #define CAN_F0R2_FB31_Msk (0x1U << CAN_F0R2_FB31_Pos) /*!< 0x80000000 */
4171 #define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk /*!<Filter bit 31 */
4172
4173 /******************* Bit definition for CAN_F1R2 register *******************/
4174 #define CAN_F1R2_FB0_Pos (0U)
4175 #define CAN_F1R2_FB0_Msk (0x1U << CAN_F1R2_FB0_Pos) /*!< 0x00000001 */
4176 #define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk /*!<Filter bit 0 */
4177 #define CAN_F1R2_FB1_Pos (1U)
4178 #define CAN_F1R2_FB1_Msk (0x1U << CAN_F1R2_FB1_Pos) /*!< 0x00000002 */
4179 #define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk /*!<Filter bit 1 */
4180 #define CAN_F1R2_FB2_Pos (2U)
4181 #define CAN_F1R2_FB2_Msk (0x1U << CAN_F1R2_FB2_Pos) /*!< 0x00000004 */
4182 #define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk /*!<Filter bit 2 */
4183 #define CAN_F1R2_FB3_Pos (3U)
4184 #define CAN_F1R2_FB3_Msk (0x1U << CAN_F1R2_FB3_Pos) /*!< 0x00000008 */
4185 #define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk /*!<Filter bit 3 */
4186 #define CAN_F1R2_FB4_Pos (4U)
4187 #define CAN_F1R2_FB4_Msk (0x1U << CAN_F1R2_FB4_Pos) /*!< 0x00000010 */
4188 #define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk /*!<Filter bit 4 */
4189 #define CAN_F1R2_FB5_Pos (5U)
4190 #define CAN_F1R2_FB5_Msk (0x1U << CAN_F1R2_FB5_Pos) /*!< 0x00000020 */
4191 #define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk /*!<Filter bit 5 */
4192 #define CAN_F1R2_FB6_Pos (6U)
4193 #define CAN_F1R2_FB6_Msk (0x1U << CAN_F1R2_FB6_Pos) /*!< 0x00000040 */
4194 #define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk /*!<Filter bit 6 */
4195 #define CAN_F1R2_FB7_Pos (7U)
4196 #define CAN_F1R2_FB7_Msk (0x1U << CAN_F1R2_FB7_Pos) /*!< 0x00000080 */
4197 #define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk /*!<Filter bit 7 */
4198 #define CAN_F1R2_FB8_Pos (8U)
4199 #define CAN_F1R2_FB8_Msk (0x1U << CAN_F1R2_FB8_Pos) /*!< 0x00000100 */
4200 #define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk /*!<Filter bit 8 */
4201 #define CAN_F1R2_FB9_Pos (9U)
4202 #define CAN_F1R2_FB9_Msk (0x1U << CAN_F1R2_FB9_Pos) /*!< 0x00000200 */
4203 #define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk /*!<Filter bit 9 */
4204 #define CAN_F1R2_FB10_Pos (10U)
4205 #define CAN_F1R2_FB10_Msk (0x1U << CAN_F1R2_FB10_Pos) /*!< 0x00000400 */
4206 #define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk /*!<Filter bit 10 */
4207 #define CAN_F1R2_FB11_Pos (11U)
4208 #define CAN_F1R2_FB11_Msk (0x1U << CAN_F1R2_FB11_Pos) /*!< 0x00000800 */
4209 #define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk /*!<Filter bit 11 */
4210 #define CAN_F1R2_FB12_Pos (12U)
4211 #define CAN_F1R2_FB12_Msk (0x1U << CAN_F1R2_FB12_Pos) /*!< 0x00001000 */
4212 #define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk /*!<Filter bit 12 */
4213 #define CAN_F1R2_FB13_Pos (13U)
4214 #define CAN_F1R2_FB13_Msk (0x1U << CAN_F1R2_FB13_Pos) /*!< 0x00002000 */
4215 #define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk /*!<Filter bit 13 */
4216 #define CAN_F1R2_FB14_Pos (14U)
4217 #define CAN_F1R2_FB14_Msk (0x1U << CAN_F1R2_FB14_Pos) /*!< 0x00004000 */
4218 #define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk /*!<Filter bit 14 */
4219 #define CAN_F1R2_FB15_Pos (15U)
4220 #define CAN_F1R2_FB15_Msk (0x1U << CAN_F1R2_FB15_Pos) /*!< 0x00008000 */
4221 #define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk /*!<Filter bit 15 */
4222 #define CAN_F1R2_FB16_Pos (16U)
4223 #define CAN_F1R2_FB16_Msk (0x1U << CAN_F1R2_FB16_Pos) /*!< 0x00010000 */
4224 #define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk /*!<Filter bit 16 */
4225 #define CAN_F1R2_FB17_Pos (17U)
4226 #define CAN_F1R2_FB17_Msk (0x1U << CAN_F1R2_FB17_Pos) /*!< 0x00020000 */
4227 #define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk /*!<Filter bit 17 */
4228 #define CAN_F1R2_FB18_Pos (18U)
4229 #define CAN_F1R2_FB18_Msk (0x1U << CAN_F1R2_FB18_Pos) /*!< 0x00040000 */
4230 #define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk /*!<Filter bit 18 */
4231 #define CAN_F1R2_FB19_Pos (19U)
4232 #define CAN_F1R2_FB19_Msk (0x1U << CAN_F1R2_FB19_Pos) /*!< 0x00080000 */
4233 #define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk /*!<Filter bit 19 */
4234 #define CAN_F1R2_FB20_Pos (20U)
4235 #define CAN_F1R2_FB20_Msk (0x1U << CAN_F1R2_FB20_Pos) /*!< 0x00100000 */
4236 #define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk /*!<Filter bit 20 */
4237 #define CAN_F1R2_FB21_Pos (21U)
4238 #define CAN_F1R2_FB21_Msk (0x1U << CAN_F1R2_FB21_Pos) /*!< 0x00200000 */
4239 #define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk /*!<Filter bit 21 */
4240 #define CAN_F1R2_FB22_Pos (22U)
4241 #define CAN_F1R2_FB22_Msk (0x1U << CAN_F1R2_FB22_Pos) /*!< 0x00400000 */
4242 #define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk /*!<Filter bit 22 */
4243 #define CAN_F1R2_FB23_Pos (23U)
4244 #define CAN_F1R2_FB23_Msk (0x1U << CAN_F1R2_FB23_Pos) /*!< 0x00800000 */
4245 #define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk /*!<Filter bit 23 */
4246 #define CAN_F1R2_FB24_Pos (24U)
4247 #define CAN_F1R2_FB24_Msk (0x1U << CAN_F1R2_FB24_Pos) /*!< 0x01000000 */
4248 #define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk /*!<Filter bit 24 */
4249 #define CAN_F1R2_FB25_Pos (25U)
4250 #define CAN_F1R2_FB25_Msk (0x1U << CAN_F1R2_FB25_Pos) /*!< 0x02000000 */
4251 #define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk /*!<Filter bit 25 */
4252 #define CAN_F1R2_FB26_Pos (26U)
4253 #define CAN_F1R2_FB26_Msk (0x1U << CAN_F1R2_FB26_Pos) /*!< 0x04000000 */
4254 #define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk /*!<Filter bit 26 */
4255 #define CAN_F1R2_FB27_Pos (27U)
4256 #define CAN_F1R2_FB27_Msk (0x1U << CAN_F1R2_FB27_Pos) /*!< 0x08000000 */
4257 #define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk /*!<Filter bit 27 */
4258 #define CAN_F1R2_FB28_Pos (28U)
4259 #define CAN_F1R2_FB28_Msk (0x1U << CAN_F1R2_FB28_Pos) /*!< 0x10000000 */
4260 #define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk /*!<Filter bit 28 */
4261 #define CAN_F1R2_FB29_Pos (29U)
4262 #define CAN_F1R2_FB29_Msk (0x1U << CAN_F1R2_FB29_Pos) /*!< 0x20000000 */
4263 #define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk /*!<Filter bit 29 */
4264 #define CAN_F1R2_FB30_Pos (30U)
4265 #define CAN_F1R2_FB30_Msk (0x1U << CAN_F1R2_FB30_Pos) /*!< 0x40000000 */
4266 #define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk /*!<Filter bit 30 */
4267 #define CAN_F1R2_FB31_Pos (31U)
4268 #define CAN_F1R2_FB31_Msk (0x1U << CAN_F1R2_FB31_Pos) /*!< 0x80000000 */
4269 #define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk /*!<Filter bit 31 */
4270
4271 /******************* Bit definition for CAN_F2R2 register *******************/
4272 #define CAN_F2R2_FB0_Pos (0U)
4273 #define CAN_F2R2_FB0_Msk (0x1U << CAN_F2R2_FB0_Pos) /*!< 0x00000001 */
4274 #define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk /*!<Filter bit 0 */
4275 #define CAN_F2R2_FB1_Pos (1U)
4276 #define CAN_F2R2_FB1_Msk (0x1U << CAN_F2R2_FB1_Pos) /*!< 0x00000002 */
4277 #define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk /*!<Filter bit 1 */
4278 #define CAN_F2R2_FB2_Pos (2U)
4279 #define CAN_F2R2_FB2_Msk (0x1U << CAN_F2R2_FB2_Pos) /*!< 0x00000004 */
4280 #define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk /*!<Filter bit 2 */
4281 #define CAN_F2R2_FB3_Pos (3U)
4282 #define CAN_F2R2_FB3_Msk (0x1U << CAN_F2R2_FB3_Pos) /*!< 0x00000008 */
4283 #define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk /*!<Filter bit 3 */
4284 #define CAN_F2R2_FB4_Pos (4U)
4285 #define CAN_F2R2_FB4_Msk (0x1U << CAN_F2R2_FB4_Pos) /*!< 0x00000010 */
4286 #define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk /*!<Filter bit 4 */
4287 #define CAN_F2R2_FB5_Pos (5U)
4288 #define CAN_F2R2_FB5_Msk (0x1U << CAN_F2R2_FB5_Pos) /*!< 0x00000020 */
4289 #define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk /*!<Filter bit 5 */
4290 #define CAN_F2R2_FB6_Pos (6U)
4291 #define CAN_F2R2_FB6_Msk (0x1U << CAN_F2R2_FB6_Pos) /*!< 0x00000040 */
4292 #define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk /*!<Filter bit 6 */
4293 #define CAN_F2R2_FB7_Pos (7U)
4294 #define CAN_F2R2_FB7_Msk (0x1U << CAN_F2R2_FB7_Pos) /*!< 0x00000080 */
4295 #define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk /*!<Filter bit 7 */
4296 #define CAN_F2R2_FB8_Pos (8U)
4297 #define CAN_F2R2_FB8_Msk (0x1U << CAN_F2R2_FB8_Pos) /*!< 0x00000100 */
4298 #define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk /*!<Filter bit 8 */
4299 #define CAN_F2R2_FB9_Pos (9U)
4300 #define CAN_F2R2_FB9_Msk (0x1U << CAN_F2R2_FB9_Pos) /*!< 0x00000200 */
4301 #define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk /*!<Filter bit 9 */
4302 #define CAN_F2R2_FB10_Pos (10U)
4303 #define CAN_F2R2_FB10_Msk (0x1U << CAN_F2R2_FB10_Pos) /*!< 0x00000400 */
4304 #define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk /*!<Filter bit 10 */
4305 #define CAN_F2R2_FB11_Pos (11U)
4306 #define CAN_F2R2_FB11_Msk (0x1U << CAN_F2R2_FB11_Pos) /*!< 0x00000800 */
4307 #define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk /*!<Filter bit 11 */
4308 #define CAN_F2R2_FB12_Pos (12U)
4309 #define CAN_F2R2_FB12_Msk (0x1U << CAN_F2R2_FB12_Pos) /*!< 0x00001000 */
4310 #define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk /*!<Filter bit 12 */
4311 #define CAN_F2R2_FB13_Pos (13U)
4312 #define CAN_F2R2_FB13_Msk (0x1U << CAN_F2R2_FB13_Pos) /*!< 0x00002000 */
4313 #define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk /*!<Filter bit 13 */
4314 #define CAN_F2R2_FB14_Pos (14U)
4315 #define CAN_F2R2_FB14_Msk (0x1U << CAN_F2R2_FB14_Pos) /*!< 0x00004000 */
4316 #define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk /*!<Filter bit 14 */
4317 #define CAN_F2R2_FB15_Pos (15U)
4318 #define CAN_F2R2_FB15_Msk (0x1U << CAN_F2R2_FB15_Pos) /*!< 0x00008000 */
4319 #define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk /*!<Filter bit 15 */
4320 #define CAN_F2R2_FB16_Pos (16U)
4321 #define CAN_F2R2_FB16_Msk (0x1U << CAN_F2R2_FB16_Pos) /*!< 0x00010000 */
4322 #define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk /*!<Filter bit 16 */
4323 #define CAN_F2R2_FB17_Pos (17U)
4324 #define CAN_F2R2_FB17_Msk (0x1U << CAN_F2R2_FB17_Pos) /*!< 0x00020000 */
4325 #define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk /*!<Filter bit 17 */
4326 #define CAN_F2R2_FB18_Pos (18U)
4327 #define CAN_F2R2_FB18_Msk (0x1U << CAN_F2R2_FB18_Pos) /*!< 0x00040000 */
4328 #define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk /*!<Filter bit 18 */
4329 #define CAN_F2R2_FB19_Pos (19U)
4330 #define CAN_F2R2_FB19_Msk (0x1U << CAN_F2R2_FB19_Pos) /*!< 0x00080000 */
4331 #define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk /*!<Filter bit 19 */
4332 #define CAN_F2R2_FB20_Pos (20U)
4333 #define CAN_F2R2_FB20_Msk (0x1U << CAN_F2R2_FB20_Pos) /*!< 0x00100000 */
4334 #define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk /*!<Filter bit 20 */
4335 #define CAN_F2R2_FB21_Pos (21U)
4336 #define CAN_F2R2_FB21_Msk (0x1U << CAN_F2R2_FB21_Pos) /*!< 0x00200000 */
4337 #define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk /*!<Filter bit 21 */
4338 #define CAN_F2R2_FB22_Pos (22U)
4339 #define CAN_F2R2_FB22_Msk (0x1U << CAN_F2R2_FB22_Pos) /*!< 0x00400000 */
4340 #define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk /*!<Filter bit 22 */
4341 #define CAN_F2R2_FB23_Pos (23U)
4342 #define CAN_F2R2_FB23_Msk (0x1U << CAN_F2R2_FB23_Pos) /*!< 0x00800000 */
4343 #define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk /*!<Filter bit 23 */
4344 #define CAN_F2R2_FB24_Pos (24U)
4345 #define CAN_F2R2_FB24_Msk (0x1U << CAN_F2R2_FB24_Pos) /*!< 0x01000000 */
4346 #define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk /*!<Filter bit 24 */
4347 #define CAN_F2R2_FB25_Pos (25U)
4348 #define CAN_F2R2_FB25_Msk (0x1U << CAN_F2R2_FB25_Pos) /*!< 0x02000000 */
4349 #define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk /*!<Filter bit 25 */
4350 #define CAN_F2R2_FB26_Pos (26U)
4351 #define CAN_F2R2_FB26_Msk (0x1U << CAN_F2R2_FB26_Pos) /*!< 0x04000000 */
4352 #define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk /*!<Filter bit 26 */
4353 #define CAN_F2R2_FB27_Pos (27U)
4354 #define CAN_F2R2_FB27_Msk (0x1U << CAN_F2R2_FB27_Pos) /*!< 0x08000000 */
4355 #define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk /*!<Filter bit 27 */
4356 #define CAN_F2R2_FB28_Pos (28U)
4357 #define CAN_F2R2_FB28_Msk (0x1U << CAN_F2R2_FB28_Pos) /*!< 0x10000000 */
4358 #define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk /*!<Filter bit 28 */
4359 #define CAN_F2R2_FB29_Pos (29U)
4360 #define CAN_F2R2_FB29_Msk (0x1U << CAN_F2R2_FB29_Pos) /*!< 0x20000000 */
4361 #define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk /*!<Filter bit 29 */
4362 #define CAN_F2R2_FB30_Pos (30U)
4363 #define CAN_F2R2_FB30_Msk (0x1U << CAN_F2R2_FB30_Pos) /*!< 0x40000000 */
4364 #define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk /*!<Filter bit 30 */
4365 #define CAN_F2R2_FB31_Pos (31U)
4366 #define CAN_F2R2_FB31_Msk (0x1U << CAN_F2R2_FB31_Pos) /*!< 0x80000000 */
4367 #define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk /*!<Filter bit 31 */
4368
4369 /******************* Bit definition for CAN_F3R2 register *******************/
4370 #define CAN_F3R2_FB0_Pos (0U)
4371 #define CAN_F3R2_FB0_Msk (0x1U << CAN_F3R2_FB0_Pos) /*!< 0x00000001 */
4372 #define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk /*!<Filter bit 0 */
4373 #define CAN_F3R2_FB1_Pos (1U)
4374 #define CAN_F3R2_FB1_Msk (0x1U << CAN_F3R2_FB1_Pos) /*!< 0x00000002 */
4375 #define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk /*!<Filter bit 1 */
4376 #define CAN_F3R2_FB2_Pos (2U)
4377 #define CAN_F3R2_FB2_Msk (0x1U << CAN_F3R2_FB2_Pos) /*!< 0x00000004 */
4378 #define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk /*!<Filter bit 2 */
4379 #define CAN_F3R2_FB3_Pos (3U)
4380 #define CAN_F3R2_FB3_Msk (0x1U << CAN_F3R2_FB3_Pos) /*!< 0x00000008 */
4381 #define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk /*!<Filter bit 3 */
4382 #define CAN_F3R2_FB4_Pos (4U)
4383 #define CAN_F3R2_FB4_Msk (0x1U << CAN_F3R2_FB4_Pos) /*!< 0x00000010 */
4384 #define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk /*!<Filter bit 4 */
4385 #define CAN_F3R2_FB5_Pos (5U)
4386 #define CAN_F3R2_FB5_Msk (0x1U << CAN_F3R2_FB5_Pos) /*!< 0x00000020 */
4387 #define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk /*!<Filter bit 5 */
4388 #define CAN_F3R2_FB6_Pos (6U)
4389 #define CAN_F3R2_FB6_Msk (0x1U << CAN_F3R2_FB6_Pos) /*!< 0x00000040 */
4390 #define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk /*!<Filter bit 6 */
4391 #define CAN_F3R2_FB7_Pos (7U)
4392 #define CAN_F3R2_FB7_Msk (0x1U << CAN_F3R2_FB7_Pos) /*!< 0x00000080 */
4393 #define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk /*!<Filter bit 7 */
4394 #define CAN_F3R2_FB8_Pos (8U)
4395 #define CAN_F3R2_FB8_Msk (0x1U << CAN_F3R2_FB8_Pos) /*!< 0x00000100 */
4396 #define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk /*!<Filter bit 8 */
4397 #define CAN_F3R2_FB9_Pos (9U)
4398 #define CAN_F3R2_FB9_Msk (0x1U << CAN_F3R2_FB9_Pos) /*!< 0x00000200 */
4399 #define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk /*!<Filter bit 9 */
4400 #define CAN_F3R2_FB10_Pos (10U)
4401 #define CAN_F3R2_FB10_Msk (0x1U << CAN_F3R2_FB10_Pos) /*!< 0x00000400 */
4402 #define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk /*!<Filter bit 10 */
4403 #define CAN_F3R2_FB11_Pos (11U)
4404 #define CAN_F3R2_FB11_Msk (0x1U << CAN_F3R2_FB11_Pos) /*!< 0x00000800 */
4405 #define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk /*!<Filter bit 11 */
4406 #define CAN_F3R2_FB12_Pos (12U)
4407 #define CAN_F3R2_FB12_Msk (0x1U << CAN_F3R2_FB12_Pos) /*!< 0x00001000 */
4408 #define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk /*!<Filter bit 12 */
4409 #define CAN_F3R2_FB13_Pos (13U)
4410 #define CAN_F3R2_FB13_Msk (0x1U << CAN_F3R2_FB13_Pos) /*!< 0x00002000 */
4411 #define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk /*!<Filter bit 13 */
4412 #define CAN_F3R2_FB14_Pos (14U)
4413 #define CAN_F3R2_FB14_Msk (0x1U << CAN_F3R2_FB14_Pos) /*!< 0x00004000 */
4414 #define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk /*!<Filter bit 14 */
4415 #define CAN_F3R2_FB15_Pos (15U)
4416 #define CAN_F3R2_FB15_Msk (0x1U << CAN_F3R2_FB15_Pos) /*!< 0x00008000 */
4417 #define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk /*!<Filter bit 15 */
4418 #define CAN_F3R2_FB16_Pos (16U)
4419 #define CAN_F3R2_FB16_Msk (0x1U << CAN_F3R2_FB16_Pos) /*!< 0x00010000 */
4420 #define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk /*!<Filter bit 16 */
4421 #define CAN_F3R2_FB17_Pos (17U)
4422 #define CAN_F3R2_FB17_Msk (0x1U << CAN_F3R2_FB17_Pos) /*!< 0x00020000 */
4423 #define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk /*!<Filter bit 17 */
4424 #define CAN_F3R2_FB18_Pos (18U)
4425 #define CAN_F3R2_FB18_Msk (0x1U << CAN_F3R2_FB18_Pos) /*!< 0x00040000 */
4426 #define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk /*!<Filter bit 18 */
4427 #define CAN_F3R2_FB19_Pos (19U)
4428 #define CAN_F3R2_FB19_Msk (0x1U << CAN_F3R2_FB19_Pos) /*!< 0x00080000 */
4429 #define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk /*!<Filter bit 19 */
4430 #define CAN_F3R2_FB20_Pos (20U)
4431 #define CAN_F3R2_FB20_Msk (0x1U << CAN_F3R2_FB20_Pos) /*!< 0x00100000 */
4432 #define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk /*!<Filter bit 20 */
4433 #define CAN_F3R2_FB21_Pos (21U)
4434 #define CAN_F3R2_FB21_Msk (0x1U << CAN_F3R2_FB21_Pos) /*!< 0x00200000 */
4435 #define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk /*!<Filter bit 21 */
4436 #define CAN_F3R2_FB22_Pos (22U)
4437 #define CAN_F3R2_FB22_Msk (0x1U << CAN_F3R2_FB22_Pos) /*!< 0x00400000 */
4438 #define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk /*!<Filter bit 22 */
4439 #define CAN_F3R2_FB23_Pos (23U)
4440 #define CAN_F3R2_FB23_Msk (0x1U << CAN_F3R2_FB23_Pos) /*!< 0x00800000 */
4441 #define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk /*!<Filter bit 23 */
4442 #define CAN_F3R2_FB24_Pos (24U)
4443 #define CAN_F3R2_FB24_Msk (0x1U << CAN_F3R2_FB24_Pos) /*!< 0x01000000 */
4444 #define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk /*!<Filter bit 24 */
4445 #define CAN_F3R2_FB25_Pos (25U)
4446 #define CAN_F3R2_FB25_Msk (0x1U << CAN_F3R2_FB25_Pos) /*!< 0x02000000 */
4447 #define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk /*!<Filter bit 25 */
4448 #define CAN_F3R2_FB26_Pos (26U)
4449 #define CAN_F3R2_FB26_Msk (0x1U << CAN_F3R2_FB26_Pos) /*!< 0x04000000 */
4450 #define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk /*!<Filter bit 26 */
4451 #define CAN_F3R2_FB27_Pos (27U)
4452 #define CAN_F3R2_FB27_Msk (0x1U << CAN_F3R2_FB27_Pos) /*!< 0x08000000 */
4453 #define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk /*!<Filter bit 27 */
4454 #define CAN_F3R2_FB28_Pos (28U)
4455 #define CAN_F3R2_FB28_Msk (0x1U << CAN_F3R2_FB28_Pos) /*!< 0x10000000 */
4456 #define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk /*!<Filter bit 28 */
4457 #define CAN_F3R2_FB29_Pos (29U)
4458 #define CAN_F3R2_FB29_Msk (0x1U << CAN_F3R2_FB29_Pos) /*!< 0x20000000 */
4459 #define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk /*!<Filter bit 29 */
4460 #define CAN_F3R2_FB30_Pos (30U)
4461 #define CAN_F3R2_FB30_Msk (0x1U << CAN_F3R2_FB30_Pos) /*!< 0x40000000 */
4462 #define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk /*!<Filter bit 30 */
4463 #define CAN_F3R2_FB31_Pos (31U)
4464 #define CAN_F3R2_FB31_Msk (0x1U << CAN_F3R2_FB31_Pos) /*!< 0x80000000 */
4465 #define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk /*!<Filter bit 31 */
4466
4467 /******************* Bit definition for CAN_F4R2 register *******************/
4468 #define CAN_F4R2_FB0_Pos (0U)
4469 #define CAN_F4R2_FB0_Msk (0x1U << CAN_F4R2_FB0_Pos) /*!< 0x00000001 */
4470 #define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk /*!<Filter bit 0 */
4471 #define CAN_F4R2_FB1_Pos (1U)
4472 #define CAN_F4R2_FB1_Msk (0x1U << CAN_F4R2_FB1_Pos) /*!< 0x00000002 */
4473 #define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk /*!<Filter bit 1 */
4474 #define CAN_F4R2_FB2_Pos (2U)
4475 #define CAN_F4R2_FB2_Msk (0x1U << CAN_F4R2_FB2_Pos) /*!< 0x00000004 */
4476 #define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk /*!<Filter bit 2 */
4477 #define CAN_F4R2_FB3_Pos (3U)
4478 #define CAN_F4R2_FB3_Msk (0x1U << CAN_F4R2_FB3_Pos) /*!< 0x00000008 */
4479 #define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk /*!<Filter bit 3 */
4480 #define CAN_F4R2_FB4_Pos (4U)
4481 #define CAN_F4R2_FB4_Msk (0x1U << CAN_F4R2_FB4_Pos) /*!< 0x00000010 */
4482 #define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk /*!<Filter bit 4 */
4483 #define CAN_F4R2_FB5_Pos (5U)
4484 #define CAN_F4R2_FB5_Msk (0x1U << CAN_F4R2_FB5_Pos) /*!< 0x00000020 */
4485 #define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk /*!<Filter bit 5 */
4486 #define CAN_F4R2_FB6_Pos (6U)
4487 #define CAN_F4R2_FB6_Msk (0x1U << CAN_F4R2_FB6_Pos) /*!< 0x00000040 */
4488 #define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk /*!<Filter bit 6 */
4489 #define CAN_F4R2_FB7_Pos (7U)
4490 #define CAN_F4R2_FB7_Msk (0x1U << CAN_F4R2_FB7_Pos) /*!< 0x00000080 */
4491 #define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk /*!<Filter bit 7 */
4492 #define CAN_F4R2_FB8_Pos (8U)
4493 #define CAN_F4R2_FB8_Msk (0x1U << CAN_F4R2_FB8_Pos) /*!< 0x00000100 */
4494 #define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk /*!<Filter bit 8 */
4495 #define CAN_F4R2_FB9_Pos (9U)
4496 #define CAN_F4R2_FB9_Msk (0x1U << CAN_F4R2_FB9_Pos) /*!< 0x00000200 */
4497 #define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk /*!<Filter bit 9 */
4498 #define CAN_F4R2_FB10_Pos (10U)
4499 #define CAN_F4R2_FB10_Msk (0x1U << CAN_F4R2_FB10_Pos) /*!< 0x00000400 */
4500 #define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk /*!<Filter bit 10 */
4501 #define CAN_F4R2_FB11_Pos (11U)
4502 #define CAN_F4R2_FB11_Msk (0x1U << CAN_F4R2_FB11_Pos) /*!< 0x00000800 */
4503 #define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk /*!<Filter bit 11 */
4504 #define CAN_F4R2_FB12_Pos (12U)
4505 #define CAN_F4R2_FB12_Msk (0x1U << CAN_F4R2_FB12_Pos) /*!< 0x00001000 */
4506 #define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk /*!<Filter bit 12 */
4507 #define CAN_F4R2_FB13_Pos (13U)
4508 #define CAN_F4R2_FB13_Msk (0x1U << CAN_F4R2_FB13_Pos) /*!< 0x00002000 */
4509 #define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk /*!<Filter bit 13 */
4510 #define CAN_F4R2_FB14_Pos (14U)
4511 #define CAN_F4R2_FB14_Msk (0x1U << CAN_F4R2_FB14_Pos) /*!< 0x00004000 */
4512 #define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk /*!<Filter bit 14 */
4513 #define CAN_F4R2_FB15_Pos (15U)
4514 #define CAN_F4R2_FB15_Msk (0x1U << CAN_F4R2_FB15_Pos) /*!< 0x00008000 */
4515 #define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk /*!<Filter bit 15 */
4516 #define CAN_F4R2_FB16_Pos (16U)
4517 #define CAN_F4R2_FB16_Msk (0x1U << CAN_F4R2_FB16_Pos) /*!< 0x00010000 */
4518 #define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk /*!<Filter bit 16 */
4519 #define CAN_F4R2_FB17_Pos (17U)
4520 #define CAN_F4R2_FB17_Msk (0x1U << CAN_F4R2_FB17_Pos) /*!< 0x00020000 */
4521 #define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk /*!<Filter bit 17 */
4522 #define CAN_F4R2_FB18_Pos (18U)
4523 #define CAN_F4R2_FB18_Msk (0x1U << CAN_F4R2_FB18_Pos) /*!< 0x00040000 */
4524 #define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk /*!<Filter bit 18 */
4525 #define CAN_F4R2_FB19_Pos (19U)
4526 #define CAN_F4R2_FB19_Msk (0x1U << CAN_F4R2_FB19_Pos) /*!< 0x00080000 */
4527 #define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk /*!<Filter bit 19 */
4528 #define CAN_F4R2_FB20_Pos (20U)
4529 #define CAN_F4R2_FB20_Msk (0x1U << CAN_F4R2_FB20_Pos) /*!< 0x00100000 */
4530 #define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk /*!<Filter bit 20 */
4531 #define CAN_F4R2_FB21_Pos (21U)
4532 #define CAN_F4R2_FB21_Msk (0x1U << CAN_F4R2_FB21_Pos) /*!< 0x00200000 */
4533 #define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk /*!<Filter bit 21 */
4534 #define CAN_F4R2_FB22_Pos (22U)
4535 #define CAN_F4R2_FB22_Msk (0x1U << CAN_F4R2_FB22_Pos) /*!< 0x00400000 */
4536 #define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk /*!<Filter bit 22 */
4537 #define CAN_F4R2_FB23_Pos (23U)
4538 #define CAN_F4R2_FB23_Msk (0x1U << CAN_F4R2_FB23_Pos) /*!< 0x00800000 */
4539 #define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk /*!<Filter bit 23 */
4540 #define CAN_F4R2_FB24_Pos (24U)
4541 #define CAN_F4R2_FB24_Msk (0x1U << CAN_F4R2_FB24_Pos) /*!< 0x01000000 */
4542 #define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk /*!<Filter bit 24 */
4543 #define CAN_F4R2_FB25_Pos (25U)
4544 #define CAN_F4R2_FB25_Msk (0x1U << CAN_F4R2_FB25_Pos) /*!< 0x02000000 */
4545 #define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk /*!<Filter bit 25 */
4546 #define CAN_F4R2_FB26_Pos (26U)
4547 #define CAN_F4R2_FB26_Msk (0x1U << CAN_F4R2_FB26_Pos) /*!< 0x04000000 */
4548 #define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk /*!<Filter bit 26 */
4549 #define CAN_F4R2_FB27_Pos (27U)
4550 #define CAN_F4R2_FB27_Msk (0x1U << CAN_F4R2_FB27_Pos) /*!< 0x08000000 */
4551 #define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk /*!<Filter bit 27 */
4552 #define CAN_F4R2_FB28_Pos (28U)
4553 #define CAN_F4R2_FB28_Msk (0x1U << CAN_F4R2_FB28_Pos) /*!< 0x10000000 */
4554 #define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk /*!<Filter bit 28 */
4555 #define CAN_F4R2_FB29_Pos (29U)
4556 #define CAN_F4R2_FB29_Msk (0x1U << CAN_F4R2_FB29_Pos) /*!< 0x20000000 */
4557 #define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk /*!<Filter bit 29 */
4558 #define CAN_F4R2_FB30_Pos (30U)
4559 #define CAN_F4R2_FB30_Msk (0x1U << CAN_F4R2_FB30_Pos) /*!< 0x40000000 */
4560 #define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk /*!<Filter bit 30 */
4561 #define CAN_F4R2_FB31_Pos (31U)
4562 #define CAN_F4R2_FB31_Msk (0x1U << CAN_F4R2_FB31_Pos) /*!< 0x80000000 */
4563 #define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk /*!<Filter bit 31 */
4564
4565 /******************* Bit definition for CAN_F5R2 register *******************/
4566 #define CAN_F5R2_FB0_Pos (0U)
4567 #define CAN_F5R2_FB0_Msk (0x1U << CAN_F5R2_FB0_Pos) /*!< 0x00000001 */
4568 #define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk /*!<Filter bit 0 */
4569 #define CAN_F5R2_FB1_Pos (1U)
4570 #define CAN_F5R2_FB1_Msk (0x1U << CAN_F5R2_FB1_Pos) /*!< 0x00000002 */
4571 #define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk /*!<Filter bit 1 */
4572 #define CAN_F5R2_FB2_Pos (2U)
4573 #define CAN_F5R2_FB2_Msk (0x1U << CAN_F5R2_FB2_Pos) /*!< 0x00000004 */
4574 #define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk /*!<Filter bit 2 */
4575 #define CAN_F5R2_FB3_Pos (3U)
4576 #define CAN_F5R2_FB3_Msk (0x1U << CAN_F5R2_FB3_Pos) /*!< 0x00000008 */
4577 #define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk /*!<Filter bit 3 */
4578 #define CAN_F5R2_FB4_Pos (4U)
4579 #define CAN_F5R2_FB4_Msk (0x1U << CAN_F5R2_FB4_Pos) /*!< 0x00000010 */
4580 #define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk /*!<Filter bit 4 */
4581 #define CAN_F5R2_FB5_Pos (5U)
4582 #define CAN_F5R2_FB5_Msk (0x1U << CAN_F5R2_FB5_Pos) /*!< 0x00000020 */
4583 #define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk /*!<Filter bit 5 */
4584 #define CAN_F5R2_FB6_Pos (6U)
4585 #define CAN_F5R2_FB6_Msk (0x1U << CAN_F5R2_FB6_Pos) /*!< 0x00000040 */
4586 #define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk /*!<Filter bit 6 */
4587 #define CAN_F5R2_FB7_Pos (7U)
4588 #define CAN_F5R2_FB7_Msk (0x1U << CAN_F5R2_FB7_Pos) /*!< 0x00000080 */
4589 #define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk /*!<Filter bit 7 */
4590 #define CAN_F5R2_FB8_Pos (8U)
4591 #define CAN_F5R2_FB8_Msk (0x1U << CAN_F5R2_FB8_Pos) /*!< 0x00000100 */
4592 #define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk /*!<Filter bit 8 */
4593 #define CAN_F5R2_FB9_Pos (9U)
4594 #define CAN_F5R2_FB9_Msk (0x1U << CAN_F5R2_FB9_Pos) /*!< 0x00000200 */
4595 #define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk /*!<Filter bit 9 */
4596 #define CAN_F5R2_FB10_Pos (10U)
4597 #define CAN_F5R2_FB10_Msk (0x1U << CAN_F5R2_FB10_Pos) /*!< 0x00000400 */
4598 #define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk /*!<Filter bit 10 */
4599 #define CAN_F5R2_FB11_Pos (11U)
4600 #define CAN_F5R2_FB11_Msk (0x1U << CAN_F5R2_FB11_Pos) /*!< 0x00000800 */
4601 #define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk /*!<Filter bit 11 */
4602 #define CAN_F5R2_FB12_Pos (12U)
4603 #define CAN_F5R2_FB12_Msk (0x1U << CAN_F5R2_FB12_Pos) /*!< 0x00001000 */
4604 #define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk /*!<Filter bit 12 */
4605 #define CAN_F5R2_FB13_Pos (13U)
4606 #define CAN_F5R2_FB13_Msk (0x1U << CAN_F5R2_FB13_Pos) /*!< 0x00002000 */
4607 #define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk /*!<Filter bit 13 */
4608 #define CAN_F5R2_FB14_Pos (14U)
4609 #define CAN_F5R2_FB14_Msk (0x1U << CAN_F5R2_FB14_Pos) /*!< 0x00004000 */
4610 #define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk /*!<Filter bit 14 */
4611 #define CAN_F5R2_FB15_Pos (15U)
4612 #define CAN_F5R2_FB15_Msk (0x1U << CAN_F5R2_FB15_Pos) /*!< 0x00008000 */
4613 #define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk /*!<Filter bit 15 */
4614 #define CAN_F5R2_FB16_Pos (16U)
4615 #define CAN_F5R2_FB16_Msk (0x1U << CAN_F5R2_FB16_Pos) /*!< 0x00010000 */
4616 #define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk /*!<Filter bit 16 */
4617 #define CAN_F5R2_FB17_Pos (17U)
4618 #define CAN_F5R2_FB17_Msk (0x1U << CAN_F5R2_FB17_Pos) /*!< 0x00020000 */
4619 #define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk /*!<Filter bit 17 */
4620 #define CAN_F5R2_FB18_Pos (18U)
4621 #define CAN_F5R2_FB18_Msk (0x1U << CAN_F5R2_FB18_Pos) /*!< 0x00040000 */
4622 #define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk /*!<Filter bit 18 */
4623 #define CAN_F5R2_FB19_Pos (19U)
4624 #define CAN_F5R2_FB19_Msk (0x1U << CAN_F5R2_FB19_Pos) /*!< 0x00080000 */
4625 #define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk /*!<Filter bit 19 */
4626 #define CAN_F5R2_FB20_Pos (20U)
4627 #define CAN_F5R2_FB20_Msk (0x1U << CAN_F5R2_FB20_Pos) /*!< 0x00100000 */
4628 #define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk /*!<Filter bit 20 */
4629 #define CAN_F5R2_FB21_Pos (21U)
4630 #define CAN_F5R2_FB21_Msk (0x1U << CAN_F5R2_FB21_Pos) /*!< 0x00200000 */
4631 #define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk /*!<Filter bit 21 */
4632 #define CAN_F5R2_FB22_Pos (22U)
4633 #define CAN_F5R2_FB22_Msk (0x1U << CAN_F5R2_FB22_Pos) /*!< 0x00400000 */
4634 #define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk /*!<Filter bit 22 */
4635 #define CAN_F5R2_FB23_Pos (23U)
4636 #define CAN_F5R2_FB23_Msk (0x1U << CAN_F5R2_FB23_Pos) /*!< 0x00800000 */
4637 #define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk /*!<Filter bit 23 */
4638 #define CAN_F5R2_FB24_Pos (24U)
4639 #define CAN_F5R2_FB24_Msk (0x1U << CAN_F5R2_FB24_Pos) /*!< 0x01000000 */
4640 #define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk /*!<Filter bit 24 */
4641 #define CAN_F5R2_FB25_Pos (25U)
4642 #define CAN_F5R2_FB25_Msk (0x1U << CAN_F5R2_FB25_Pos) /*!< 0x02000000 */
4643 #define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk /*!<Filter bit 25 */
4644 #define CAN_F5R2_FB26_Pos (26U)
4645 #define CAN_F5R2_FB26_Msk (0x1U << CAN_F5R2_FB26_Pos) /*!< 0x04000000 */
4646 #define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk /*!<Filter bit 26 */
4647 #define CAN_F5R2_FB27_Pos (27U)
4648 #define CAN_F5R2_FB27_Msk (0x1U << CAN_F5R2_FB27_Pos) /*!< 0x08000000 */
4649 #define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk /*!<Filter bit 27 */
4650 #define CAN_F5R2_FB28_Pos (28U)
4651 #define CAN_F5R2_FB28_Msk (0x1U << CAN_F5R2_FB28_Pos) /*!< 0x10000000 */
4652 #define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk /*!<Filter bit 28 */
4653 #define CAN_F5R2_FB29_Pos (29U)
4654 #define CAN_F5R2_FB29_Msk (0x1U << CAN_F5R2_FB29_Pos) /*!< 0x20000000 */
4655 #define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk /*!<Filter bit 29 */
4656 #define CAN_F5R2_FB30_Pos (30U)
4657 #define CAN_F5R2_FB30_Msk (0x1U << CAN_F5R2_FB30_Pos) /*!< 0x40000000 */
4658 #define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk /*!<Filter bit 30 */
4659 #define CAN_F5R2_FB31_Pos (31U)
4660 #define CAN_F5R2_FB31_Msk (0x1U << CAN_F5R2_FB31_Pos) /*!< 0x80000000 */
4661 #define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk /*!<Filter bit 31 */
4662
4663 /******************* Bit definition for CAN_F6R2 register *******************/
4664 #define CAN_F6R2_FB0_Pos (0U)
4665 #define CAN_F6R2_FB0_Msk (0x1U << CAN_F6R2_FB0_Pos) /*!< 0x00000001 */
4666 #define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk /*!<Filter bit 0 */
4667 #define CAN_F6R2_FB1_Pos (1U)
4668 #define CAN_F6R2_FB1_Msk (0x1U << CAN_F6R2_FB1_Pos) /*!< 0x00000002 */
4669 #define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk /*!<Filter bit 1 */
4670 #define CAN_F6R2_FB2_Pos (2U)
4671 #define CAN_F6R2_FB2_Msk (0x1U << CAN_F6R2_FB2_Pos) /*!< 0x00000004 */
4672 #define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk /*!<Filter bit 2 */
4673 #define CAN_F6R2_FB3_Pos (3U)
4674 #define CAN_F6R2_FB3_Msk (0x1U << CAN_F6R2_FB3_Pos) /*!< 0x00000008 */
4675 #define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk /*!<Filter bit 3 */
4676 #define CAN_F6R2_FB4_Pos (4U)
4677 #define CAN_F6R2_FB4_Msk (0x1U << CAN_F6R2_FB4_Pos) /*!< 0x00000010 */
4678 #define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk /*!<Filter bit 4 */
4679 #define CAN_F6R2_FB5_Pos (5U)
4680 #define CAN_F6R2_FB5_Msk (0x1U << CAN_F6R2_FB5_Pos) /*!< 0x00000020 */
4681 #define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk /*!<Filter bit 5 */
4682 #define CAN_F6R2_FB6_Pos (6U)
4683 #define CAN_F6R2_FB6_Msk (0x1U << CAN_F6R2_FB6_Pos) /*!< 0x00000040 */
4684 #define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk /*!<Filter bit 6 */
4685 #define CAN_F6R2_FB7_Pos (7U)
4686 #define CAN_F6R2_FB7_Msk (0x1U << CAN_F6R2_FB7_Pos) /*!< 0x00000080 */
4687 #define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk /*!<Filter bit 7 */
4688 #define CAN_F6R2_FB8_Pos (8U)
4689 #define CAN_F6R2_FB8_Msk (0x1U << CAN_F6R2_FB8_Pos) /*!< 0x00000100 */
4690 #define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk /*!<Filter bit 8 */
4691 #define CAN_F6R2_FB9_Pos (9U)
4692 #define CAN_F6R2_FB9_Msk (0x1U << CAN_F6R2_FB9_Pos) /*!< 0x00000200 */
4693 #define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk /*!<Filter bit 9 */
4694 #define CAN_F6R2_FB10_Pos (10U)
4695 #define CAN_F6R2_FB10_Msk (0x1U << CAN_F6R2_FB10_Pos) /*!< 0x00000400 */
4696 #define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk /*!<Filter bit 10 */
4697 #define CAN_F6R2_FB11_Pos (11U)
4698 #define CAN_F6R2_FB11_Msk (0x1U << CAN_F6R2_FB11_Pos) /*!< 0x00000800 */
4699 #define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk /*!<Filter bit 11 */
4700 #define CAN_F6R2_FB12_Pos (12U)
4701 #define CAN_F6R2_FB12_Msk (0x1U << CAN_F6R2_FB12_Pos) /*!< 0x00001000 */
4702 #define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk /*!<Filter bit 12 */
4703 #define CAN_F6R2_FB13_Pos (13U)
4704 #define CAN_F6R2_FB13_Msk (0x1U << CAN_F6R2_FB13_Pos) /*!< 0x00002000 */
4705 #define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk /*!<Filter bit 13 */
4706 #define CAN_F6R2_FB14_Pos (14U)
4707 #define CAN_F6R2_FB14_Msk (0x1U << CAN_F6R2_FB14_Pos) /*!< 0x00004000 */
4708 #define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk /*!<Filter bit 14 */
4709 #define CAN_F6R2_FB15_Pos (15U)
4710 #define CAN_F6R2_FB15_Msk (0x1U << CAN_F6R2_FB15_Pos) /*!< 0x00008000 */
4711 #define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk /*!<Filter bit 15 */
4712 #define CAN_F6R2_FB16_Pos (16U)
4713 #define CAN_F6R2_FB16_Msk (0x1U << CAN_F6R2_FB16_Pos) /*!< 0x00010000 */
4714 #define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk /*!<Filter bit 16 */
4715 #define CAN_F6R2_FB17_Pos (17U)
4716 #define CAN_F6R2_FB17_Msk (0x1U << CAN_F6R2_FB17_Pos) /*!< 0x00020000 */
4717 #define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk /*!<Filter bit 17 */
4718 #define CAN_F6R2_FB18_Pos (18U)
4719 #define CAN_F6R2_FB18_Msk (0x1U << CAN_F6R2_FB18_Pos) /*!< 0x00040000 */
4720 #define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk /*!<Filter bit 18 */
4721 #define CAN_F6R2_FB19_Pos (19U)
4722 #define CAN_F6R2_FB19_Msk (0x1U << CAN_F6R2_FB19_Pos) /*!< 0x00080000 */
4723 #define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk /*!<Filter bit 19 */
4724 #define CAN_F6R2_FB20_Pos (20U)
4725 #define CAN_F6R2_FB20_Msk (0x1U << CAN_F6R2_FB20_Pos) /*!< 0x00100000 */
4726 #define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk /*!<Filter bit 20 */
4727 #define CAN_F6R2_FB21_Pos (21U)
4728 #define CAN_F6R2_FB21_Msk (0x1U << CAN_F6R2_FB21_Pos) /*!< 0x00200000 */
4729 #define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk /*!<Filter bit 21 */
4730 #define CAN_F6R2_FB22_Pos (22U)
4731 #define CAN_F6R2_FB22_Msk (0x1U << CAN_F6R2_FB22_Pos) /*!< 0x00400000 */
4732 #define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk /*!<Filter bit 22 */
4733 #define CAN_F6R2_FB23_Pos (23U)
4734 #define CAN_F6R2_FB23_Msk (0x1U << CAN_F6R2_FB23_Pos) /*!< 0x00800000 */
4735 #define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk /*!<Filter bit 23 */
4736 #define CAN_F6R2_FB24_Pos (24U)
4737 #define CAN_F6R2_FB24_Msk (0x1U << CAN_F6R2_FB24_Pos) /*!< 0x01000000 */
4738 #define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk /*!<Filter bit 24 */
4739 #define CAN_F6R2_FB25_Pos (25U)
4740 #define CAN_F6R2_FB25_Msk (0x1U << CAN_F6R2_FB25_Pos) /*!< 0x02000000 */
4741 #define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk /*!<Filter bit 25 */
4742 #define CAN_F6R2_FB26_Pos (26U)
4743 #define CAN_F6R2_FB26_Msk (0x1U << CAN_F6R2_FB26_Pos) /*!< 0x04000000 */
4744 #define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk /*!<Filter bit 26 */
4745 #define CAN_F6R2_FB27_Pos (27U)
4746 #define CAN_F6R2_FB27_Msk (0x1U << CAN_F6R2_FB27_Pos) /*!< 0x08000000 */
4747 #define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk /*!<Filter bit 27 */
4748 #define CAN_F6R2_FB28_Pos (28U)
4749 #define CAN_F6R2_FB28_Msk (0x1U << CAN_F6R2_FB28_Pos) /*!< 0x10000000 */
4750 #define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk /*!<Filter bit 28 */
4751 #define CAN_F6R2_FB29_Pos (29U)
4752 #define CAN_F6R2_FB29_Msk (0x1U << CAN_F6R2_FB29_Pos) /*!< 0x20000000 */
4753 #define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk /*!<Filter bit 29 */
4754 #define CAN_F6R2_FB30_Pos (30U)
4755 #define CAN_F6R2_FB30_Msk (0x1U << CAN_F6R2_FB30_Pos) /*!< 0x40000000 */
4756 #define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk /*!<Filter bit 30 */
4757 #define CAN_F6R2_FB31_Pos (31U)
4758 #define CAN_F6R2_FB31_Msk (0x1U << CAN_F6R2_FB31_Pos) /*!< 0x80000000 */
4759 #define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk /*!<Filter bit 31 */
4760
4761 /******************* Bit definition for CAN_F7R2 register *******************/
4762 #define CAN_F7R2_FB0_Pos (0U)
4763 #define CAN_F7R2_FB0_Msk (0x1U << CAN_F7R2_FB0_Pos) /*!< 0x00000001 */
4764 #define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk /*!<Filter bit 0 */
4765 #define CAN_F7R2_FB1_Pos (1U)
4766 #define CAN_F7R2_FB1_Msk (0x1U << CAN_F7R2_FB1_Pos) /*!< 0x00000002 */
4767 #define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk /*!<Filter bit 1 */
4768 #define CAN_F7R2_FB2_Pos (2U)
4769 #define CAN_F7R2_FB2_Msk (0x1U << CAN_F7R2_FB2_Pos) /*!< 0x00000004 */
4770 #define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk /*!<Filter bit 2 */
4771 #define CAN_F7R2_FB3_Pos (3U)
4772 #define CAN_F7R2_FB3_Msk (0x1U << CAN_F7R2_FB3_Pos) /*!< 0x00000008 */
4773 #define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk /*!<Filter bit 3 */
4774 #define CAN_F7R2_FB4_Pos (4U)
4775 #define CAN_F7R2_FB4_Msk (0x1U << CAN_F7R2_FB4_Pos) /*!< 0x00000010 */
4776 #define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk /*!<Filter bit 4 */
4777 #define CAN_F7R2_FB5_Pos (5U)
4778 #define CAN_F7R2_FB5_Msk (0x1U << CAN_F7R2_FB5_Pos) /*!< 0x00000020 */
4779 #define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk /*!<Filter bit 5 */
4780 #define CAN_F7R2_FB6_Pos (6U)
4781 #define CAN_F7R2_FB6_Msk (0x1U << CAN_F7R2_FB6_Pos) /*!< 0x00000040 */
4782 #define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk /*!<Filter bit 6 */
4783 #define CAN_F7R2_FB7_Pos (7U)
4784 #define CAN_F7R2_FB7_Msk (0x1U << CAN_F7R2_FB7_Pos) /*!< 0x00000080 */
4785 #define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk /*!<Filter bit 7 */
4786 #define CAN_F7R2_FB8_Pos (8U)
4787 #define CAN_F7R2_FB8_Msk (0x1U << CAN_F7R2_FB8_Pos) /*!< 0x00000100 */
4788 #define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk /*!<Filter bit 8 */
4789 #define CAN_F7R2_FB9_Pos (9U)
4790 #define CAN_F7R2_FB9_Msk (0x1U << CAN_F7R2_FB9_Pos) /*!< 0x00000200 */
4791 #define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk /*!<Filter bit 9 */
4792 #define CAN_F7R2_FB10_Pos (10U)
4793 #define CAN_F7R2_FB10_Msk (0x1U << CAN_F7R2_FB10_Pos) /*!< 0x00000400 */
4794 #define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk /*!<Filter bit 10 */
4795 #define CAN_F7R2_FB11_Pos (11U)
4796 #define CAN_F7R2_FB11_Msk (0x1U << CAN_F7R2_FB11_Pos) /*!< 0x00000800 */
4797 #define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk /*!<Filter bit 11 */
4798 #define CAN_F7R2_FB12_Pos (12U)
4799 #define CAN_F7R2_FB12_Msk (0x1U << CAN_F7R2_FB12_Pos) /*!< 0x00001000 */
4800 #define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk /*!<Filter bit 12 */
4801 #define CAN_F7R2_FB13_Pos (13U)
4802 #define CAN_F7R2_FB13_Msk (0x1U << CAN_F7R2_FB13_Pos) /*!< 0x00002000 */
4803 #define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk /*!<Filter bit 13 */
4804 #define CAN_F7R2_FB14_Pos (14U)
4805 #define CAN_F7R2_FB14_Msk (0x1U << CAN_F7R2_FB14_Pos) /*!< 0x00004000 */
4806 #define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk /*!<Filter bit 14 */
4807 #define CAN_F7R2_FB15_Pos (15U)
4808 #define CAN_F7R2_FB15_Msk (0x1U << CAN_F7R2_FB15_Pos) /*!< 0x00008000 */
4809 #define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk /*!<Filter bit 15 */
4810 #define CAN_F7R2_FB16_Pos (16U)
4811 #define CAN_F7R2_FB16_Msk (0x1U << CAN_F7R2_FB16_Pos) /*!< 0x00010000 */
4812 #define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk /*!<Filter bit 16 */
4813 #define CAN_F7R2_FB17_Pos (17U)
4814 #define CAN_F7R2_FB17_Msk (0x1U << CAN_F7R2_FB17_Pos) /*!< 0x00020000 */
4815 #define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk /*!<Filter bit 17 */
4816 #define CAN_F7R2_FB18_Pos (18U)
4817 #define CAN_F7R2_FB18_Msk (0x1U << CAN_F7R2_FB18_Pos) /*!< 0x00040000 */
4818 #define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk /*!<Filter bit 18 */
4819 #define CAN_F7R2_FB19_Pos (19U)
4820 #define CAN_F7R2_FB19_Msk (0x1U << CAN_F7R2_FB19_Pos) /*!< 0x00080000 */
4821 #define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk /*!<Filter bit 19 */
4822 #define CAN_F7R2_FB20_Pos (20U)
4823 #define CAN_F7R2_FB20_Msk (0x1U << CAN_F7R2_FB20_Pos) /*!< 0x00100000 */
4824 #define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk /*!<Filter bit 20 */
4825 #define CAN_F7R2_FB21_Pos (21U)
4826 #define CAN_F7R2_FB21_Msk (0x1U << CAN_F7R2_FB21_Pos) /*!< 0x00200000 */
4827 #define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk /*!<Filter bit 21 */
4828 #define CAN_F7R2_FB22_Pos (22U)
4829 #define CAN_F7R2_FB22_Msk (0x1U << CAN_F7R2_FB22_Pos) /*!< 0x00400000 */
4830 #define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk /*!<Filter bit 22 */
4831 #define CAN_F7R2_FB23_Pos (23U)
4832 #define CAN_F7R2_FB23_Msk (0x1U << CAN_F7R2_FB23_Pos) /*!< 0x00800000 */
4833 #define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk /*!<Filter bit 23 */
4834 #define CAN_F7R2_FB24_Pos (24U)
4835 #define CAN_F7R2_FB24_Msk (0x1U << CAN_F7R2_FB24_Pos) /*!< 0x01000000 */
4836 #define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk /*!<Filter bit 24 */
4837 #define CAN_F7R2_FB25_Pos (25U)
4838 #define CAN_F7R2_FB25_Msk (0x1U << CAN_F7R2_FB25_Pos) /*!< 0x02000000 */
4839 #define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk /*!<Filter bit 25 */
4840 #define CAN_F7R2_FB26_Pos (26U)
4841 #define CAN_F7R2_FB26_Msk (0x1U << CAN_F7R2_FB26_Pos) /*!< 0x04000000 */
4842 #define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk /*!<Filter bit 26 */
4843 #define CAN_F7R2_FB27_Pos (27U)
4844 #define CAN_F7R2_FB27_Msk (0x1U << CAN_F7R2_FB27_Pos) /*!< 0x08000000 */
4845 #define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk /*!<Filter bit 27 */
4846 #define CAN_F7R2_FB28_Pos (28U)
4847 #define CAN_F7R2_FB28_Msk (0x1U << CAN_F7R2_FB28_Pos) /*!< 0x10000000 */
4848 #define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk /*!<Filter bit 28 */
4849 #define CAN_F7R2_FB29_Pos (29U)
4850 #define CAN_F7R2_FB29_Msk (0x1U << CAN_F7R2_FB29_Pos) /*!< 0x20000000 */
4851 #define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk /*!<Filter bit 29 */
4852 #define CAN_F7R2_FB30_Pos (30U)
4853 #define CAN_F7R2_FB30_Msk (0x1U << CAN_F7R2_FB30_Pos) /*!< 0x40000000 */
4854 #define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk /*!<Filter bit 30 */
4855 #define CAN_F7R2_FB31_Pos (31U)
4856 #define CAN_F7R2_FB31_Msk (0x1U << CAN_F7R2_FB31_Pos) /*!< 0x80000000 */
4857 #define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk /*!<Filter bit 31 */
4858
4859 /******************* Bit definition for CAN_F8R2 register *******************/
4860 #define CAN_F8R2_FB0_Pos (0U)
4861 #define CAN_F8R2_FB0_Msk (0x1U << CAN_F8R2_FB0_Pos) /*!< 0x00000001 */
4862 #define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk /*!<Filter bit 0 */
4863 #define CAN_F8R2_FB1_Pos (1U)
4864 #define CAN_F8R2_FB1_Msk (0x1U << CAN_F8R2_FB1_Pos) /*!< 0x00000002 */
4865 #define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk /*!<Filter bit 1 */
4866 #define CAN_F8R2_FB2_Pos (2U)
4867 #define CAN_F8R2_FB2_Msk (0x1U << CAN_F8R2_FB2_Pos) /*!< 0x00000004 */
4868 #define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk /*!<Filter bit 2 */
4869 #define CAN_F8R2_FB3_Pos (3U)
4870 #define CAN_F8R2_FB3_Msk (0x1U << CAN_F8R2_FB3_Pos) /*!< 0x00000008 */
4871 #define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk /*!<Filter bit 3 */
4872 #define CAN_F8R2_FB4_Pos (4U)
4873 #define CAN_F8R2_FB4_Msk (0x1U << CAN_F8R2_FB4_Pos) /*!< 0x00000010 */
4874 #define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk /*!<Filter bit 4 */
4875 #define CAN_F8R2_FB5_Pos (5U)
4876 #define CAN_F8R2_FB5_Msk (0x1U << CAN_F8R2_FB5_Pos) /*!< 0x00000020 */
4877 #define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk /*!<Filter bit 5 */
4878 #define CAN_F8R2_FB6_Pos (6U)
4879 #define CAN_F8R2_FB6_Msk (0x1U << CAN_F8R2_FB6_Pos) /*!< 0x00000040 */
4880 #define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk /*!<Filter bit 6 */
4881 #define CAN_F8R2_FB7_Pos (7U)
4882 #define CAN_F8R2_FB7_Msk (0x1U << CAN_F8R2_FB7_Pos) /*!< 0x00000080 */
4883 #define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk /*!<Filter bit 7 */
4884 #define CAN_F8R2_FB8_Pos (8U)
4885 #define CAN_F8R2_FB8_Msk (0x1U << CAN_F8R2_FB8_Pos) /*!< 0x00000100 */
4886 #define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk /*!<Filter bit 8 */
4887 #define CAN_F8R2_FB9_Pos (9U)
4888 #define CAN_F8R2_FB9_Msk (0x1U << CAN_F8R2_FB9_Pos) /*!< 0x00000200 */
4889 #define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk /*!<Filter bit 9 */
4890 #define CAN_F8R2_FB10_Pos (10U)
4891 #define CAN_F8R2_FB10_Msk (0x1U << CAN_F8R2_FB10_Pos) /*!< 0x00000400 */
4892 #define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk /*!<Filter bit 10 */
4893 #define CAN_F8R2_FB11_Pos (11U)
4894 #define CAN_F8R2_FB11_Msk (0x1U << CAN_F8R2_FB11_Pos) /*!< 0x00000800 */
4895 #define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk /*!<Filter bit 11 */
4896 #define CAN_F8R2_FB12_Pos (12U)
4897 #define CAN_F8R2_FB12_Msk (0x1U << CAN_F8R2_FB12_Pos) /*!< 0x00001000 */
4898 #define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk /*!<Filter bit 12 */
4899 #define CAN_F8R2_FB13_Pos (13U)
4900 #define CAN_F8R2_FB13_Msk (0x1U << CAN_F8R2_FB13_Pos) /*!< 0x00002000 */
4901 #define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk /*!<Filter bit 13 */
4902 #define CAN_F8R2_FB14_Pos (14U)
4903 #define CAN_F8R2_FB14_Msk (0x1U << CAN_F8R2_FB14_Pos) /*!< 0x00004000 */
4904 #define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk /*!<Filter bit 14 */
4905 #define CAN_F8R2_FB15_Pos (15U)
4906 #define CAN_F8R2_FB15_Msk (0x1U << CAN_F8R2_FB15_Pos) /*!< 0x00008000 */
4907 #define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk /*!<Filter bit 15 */
4908 #define CAN_F8R2_FB16_Pos (16U)
4909 #define CAN_F8R2_FB16_Msk (0x1U << CAN_F8R2_FB16_Pos) /*!< 0x00010000 */
4910 #define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk /*!<Filter bit 16 */
4911 #define CAN_F8R2_FB17_Pos (17U)
4912 #define CAN_F8R2_FB17_Msk (0x1U << CAN_F8R2_FB17_Pos) /*!< 0x00020000 */
4913 #define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk /*!<Filter bit 17 */
4914 #define CAN_F8R2_FB18_Pos (18U)
4915 #define CAN_F8R2_FB18_Msk (0x1U << CAN_F8R2_FB18_Pos) /*!< 0x00040000 */
4916 #define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk /*!<Filter bit 18 */
4917 #define CAN_F8R2_FB19_Pos (19U)
4918 #define CAN_F8R2_FB19_Msk (0x1U << CAN_F8R2_FB19_Pos) /*!< 0x00080000 */
4919 #define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk /*!<Filter bit 19 */
4920 #define CAN_F8R2_FB20_Pos (20U)
4921 #define CAN_F8R2_FB20_Msk (0x1U << CAN_F8R2_FB20_Pos) /*!< 0x00100000 */
4922 #define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk /*!<Filter bit 20 */
4923 #define CAN_F8R2_FB21_Pos (21U)
4924 #define CAN_F8R2_FB21_Msk (0x1U << CAN_F8R2_FB21_Pos) /*!< 0x00200000 */
4925 #define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk /*!<Filter bit 21 */
4926 #define CAN_F8R2_FB22_Pos (22U)
4927 #define CAN_F8R2_FB22_Msk (0x1U << CAN_F8R2_FB22_Pos) /*!< 0x00400000 */
4928 #define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk /*!<Filter bit 22 */
4929 #define CAN_F8R2_FB23_Pos (23U)
4930 #define CAN_F8R2_FB23_Msk (0x1U << CAN_F8R2_FB23_Pos) /*!< 0x00800000 */
4931 #define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk /*!<Filter bit 23 */
4932 #define CAN_F8R2_FB24_Pos (24U)
4933 #define CAN_F8R2_FB24_Msk (0x1U << CAN_F8R2_FB24_Pos) /*!< 0x01000000 */
4934 #define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk /*!<Filter bit 24 */
4935 #define CAN_F8R2_FB25_Pos (25U)
4936 #define CAN_F8R2_FB25_Msk (0x1U << CAN_F8R2_FB25_Pos) /*!< 0x02000000 */
4937 #define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk /*!<Filter bit 25 */
4938 #define CAN_F8R2_FB26_Pos (26U)
4939 #define CAN_F8R2_FB26_Msk (0x1U << CAN_F8R2_FB26_Pos) /*!< 0x04000000 */
4940 #define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk /*!<Filter bit 26 */
4941 #define CAN_F8R2_FB27_Pos (27U)
4942 #define CAN_F8R2_FB27_Msk (0x1U << CAN_F8R2_FB27_Pos) /*!< 0x08000000 */
4943 #define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk /*!<Filter bit 27 */
4944 #define CAN_F8R2_FB28_Pos (28U)
4945 #define CAN_F8R2_FB28_Msk (0x1U << CAN_F8R2_FB28_Pos) /*!< 0x10000000 */
4946 #define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk /*!<Filter bit 28 */
4947 #define CAN_F8R2_FB29_Pos (29U)
4948 #define CAN_F8R2_FB29_Msk (0x1U << CAN_F8R2_FB29_Pos) /*!< 0x20000000 */
4949 #define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk /*!<Filter bit 29 */
4950 #define CAN_F8R2_FB30_Pos (30U)
4951 #define CAN_F8R2_FB30_Msk (0x1U << CAN_F8R2_FB30_Pos) /*!< 0x40000000 */
4952 #define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk /*!<Filter bit 30 */
4953 #define CAN_F8R2_FB31_Pos (31U)
4954 #define CAN_F8R2_FB31_Msk (0x1U << CAN_F8R2_FB31_Pos) /*!< 0x80000000 */
4955 #define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk /*!<Filter bit 31 */
4956
4957 /******************* Bit definition for CAN_F9R2 register *******************/
4958 #define CAN_F9R2_FB0_Pos (0U)
4959 #define CAN_F9R2_FB0_Msk (0x1U << CAN_F9R2_FB0_Pos) /*!< 0x00000001 */
4960 #define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk /*!<Filter bit 0 */
4961 #define CAN_F9R2_FB1_Pos (1U)
4962 #define CAN_F9R2_FB1_Msk (0x1U << CAN_F9R2_FB1_Pos) /*!< 0x00000002 */
4963 #define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk /*!<Filter bit 1 */
4964 #define CAN_F9R2_FB2_Pos (2U)
4965 #define CAN_F9R2_FB2_Msk (0x1U << CAN_F9R2_FB2_Pos) /*!< 0x00000004 */
4966 #define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk /*!<Filter bit 2 */
4967 #define CAN_F9R2_FB3_Pos (3U)
4968 #define CAN_F9R2_FB3_Msk (0x1U << CAN_F9R2_FB3_Pos) /*!< 0x00000008 */
4969 #define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk /*!<Filter bit 3 */
4970 #define CAN_F9R2_FB4_Pos (4U)
4971 #define CAN_F9R2_FB4_Msk (0x1U << CAN_F9R2_FB4_Pos) /*!< 0x00000010 */
4972 #define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk /*!<Filter bit 4 */
4973 #define CAN_F9R2_FB5_Pos (5U)
4974 #define CAN_F9R2_FB5_Msk (0x1U << CAN_F9R2_FB5_Pos) /*!< 0x00000020 */
4975 #define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk /*!<Filter bit 5 */
4976 #define CAN_F9R2_FB6_Pos (6U)
4977 #define CAN_F9R2_FB6_Msk (0x1U << CAN_F9R2_FB6_Pos) /*!< 0x00000040 */
4978 #define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk /*!<Filter bit 6 */
4979 #define CAN_F9R2_FB7_Pos (7U)
4980 #define CAN_F9R2_FB7_Msk (0x1U << CAN_F9R2_FB7_Pos) /*!< 0x00000080 */
4981 #define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk /*!<Filter bit 7 */
4982 #define CAN_F9R2_FB8_Pos (8U)
4983 #define CAN_F9R2_FB8_Msk (0x1U << CAN_F9R2_FB8_Pos) /*!< 0x00000100 */
4984 #define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk /*!<Filter bit 8 */
4985 #define CAN_F9R2_FB9_Pos (9U)
4986 #define CAN_F9R2_FB9_Msk (0x1U << CAN_F9R2_FB9_Pos) /*!< 0x00000200 */
4987 #define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk /*!<Filter bit 9 */
4988 #define CAN_F9R2_FB10_Pos (10U)
4989 #define CAN_F9R2_FB10_Msk (0x1U << CAN_F9R2_FB10_Pos) /*!< 0x00000400 */
4990 #define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk /*!<Filter bit 10 */
4991 #define CAN_F9R2_FB11_Pos (11U)
4992 #define CAN_F9R2_FB11_Msk (0x1U << CAN_F9R2_FB11_Pos) /*!< 0x00000800 */
4993 #define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk /*!<Filter bit 11 */
4994 #define CAN_F9R2_FB12_Pos (12U)
4995 #define CAN_F9R2_FB12_Msk (0x1U << CAN_F9R2_FB12_Pos) /*!< 0x00001000 */
4996 #define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk /*!<Filter bit 12 */
4997 #define CAN_F9R2_FB13_Pos (13U)
4998 #define CAN_F9R2_FB13_Msk (0x1U << CAN_F9R2_FB13_Pos) /*!< 0x00002000 */
4999 #define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk /*!<Filter bit 13 */
5000 #define CAN_F9R2_FB14_Pos (14U)
5001 #define CAN_F9R2_FB14_Msk (0x1U << CAN_F9R2_FB14_Pos) /*!< 0x00004000 */
5002 #define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk /*!<Filter bit 14 */
5003 #define CAN_F9R2_FB15_Pos (15U)
5004 #define CAN_F9R2_FB15_Msk (0x1U << CAN_F9R2_FB15_Pos) /*!< 0x00008000 */
5005 #define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk /*!<Filter bit 15 */
5006 #define CAN_F9R2_FB16_Pos (16U)
5007 #define CAN_F9R2_FB16_Msk (0x1U << CAN_F9R2_FB16_Pos) /*!< 0x00010000 */
5008 #define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk /*!<Filter bit 16 */
5009 #define CAN_F9R2_FB17_Pos (17U)
5010 #define CAN_F9R2_FB17_Msk (0x1U << CAN_F9R2_FB17_Pos) /*!< 0x00020000 */
5011 #define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk /*!<Filter bit 17 */
5012 #define CAN_F9R2_FB18_Pos (18U)
5013 #define CAN_F9R2_FB18_Msk (0x1U << CAN_F9R2_FB18_Pos) /*!< 0x00040000 */
5014 #define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk /*!<Filter bit 18 */
5015 #define CAN_F9R2_FB19_Pos (19U)
5016 #define CAN_F9R2_FB19_Msk (0x1U << CAN_F9R2_FB19_Pos) /*!< 0x00080000 */
5017 #define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk /*!<Filter bit 19 */
5018 #define CAN_F9R2_FB20_Pos (20U)
5019 #define CAN_F9R2_FB20_Msk (0x1U << CAN_F9R2_FB20_Pos) /*!< 0x00100000 */
5020 #define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk /*!<Filter bit 20 */
5021 #define CAN_F9R2_FB21_Pos (21U)
5022 #define CAN_F9R2_FB21_Msk (0x1U << CAN_F9R2_FB21_Pos) /*!< 0x00200000 */
5023 #define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk /*!<Filter bit 21 */
5024 #define CAN_F9R2_FB22_Pos (22U)
5025 #define CAN_F9R2_FB22_Msk (0x1U << CAN_F9R2_FB22_Pos) /*!< 0x00400000 */
5026 #define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk /*!<Filter bit 22 */
5027 #define CAN_F9R2_FB23_Pos (23U)
5028 #define CAN_F9R2_FB23_Msk (0x1U << CAN_F9R2_FB23_Pos) /*!< 0x00800000 */
5029 #define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk /*!<Filter bit 23 */
5030 #define CAN_F9R2_FB24_Pos (24U)
5031 #define CAN_F9R2_FB24_Msk (0x1U << CAN_F9R2_FB24_Pos) /*!< 0x01000000 */
5032 #define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk /*!<Filter bit 24 */
5033 #define CAN_F9R2_FB25_Pos (25U)
5034 #define CAN_F9R2_FB25_Msk (0x1U << CAN_F9R2_FB25_Pos) /*!< 0x02000000 */
5035 #define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk /*!<Filter bit 25 */
5036 #define CAN_F9R2_FB26_Pos (26U)
5037 #define CAN_F9R2_FB26_Msk (0x1U << CAN_F9R2_FB26_Pos) /*!< 0x04000000 */
5038 #define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk /*!<Filter bit 26 */
5039 #define CAN_F9R2_FB27_Pos (27U)
5040 #define CAN_F9R2_FB27_Msk (0x1U << CAN_F9R2_FB27_Pos) /*!< 0x08000000 */
5041 #define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk /*!<Filter bit 27 */
5042 #define CAN_F9R2_FB28_Pos (28U)
5043 #define CAN_F9R2_FB28_Msk (0x1U << CAN_F9R2_FB28_Pos) /*!< 0x10000000 */
5044 #define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk /*!<Filter bit 28 */
5045 #define CAN_F9R2_FB29_Pos (29U)
5046 #define CAN_F9R2_FB29_Msk (0x1U << CAN_F9R2_FB29_Pos) /*!< 0x20000000 */
5047 #define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk /*!<Filter bit 29 */
5048 #define CAN_F9R2_FB30_Pos (30U)
5049 #define CAN_F9R2_FB30_Msk (0x1U << CAN_F9R2_FB30_Pos) /*!< 0x40000000 */
5050 #define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk /*!<Filter bit 30 */
5051 #define CAN_F9R2_FB31_Pos (31U)
5052 #define CAN_F9R2_FB31_Msk (0x1U << CAN_F9R2_FB31_Pos) /*!< 0x80000000 */
5053 #define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk /*!<Filter bit 31 */
5054
5055 /******************* Bit definition for CAN_F10R2 register ******************/
5056 #define CAN_F10R2_FB0_Pos (0U)
5057 #define CAN_F10R2_FB0_Msk (0x1U << CAN_F10R2_FB0_Pos) /*!< 0x00000001 */
5058 #define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk /*!<Filter bit 0 */
5059 #define CAN_F10R2_FB1_Pos (1U)
5060 #define CAN_F10R2_FB1_Msk (0x1U << CAN_F10R2_FB1_Pos) /*!< 0x00000002 */
5061 #define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk /*!<Filter bit 1 */
5062 #define CAN_F10R2_FB2_Pos (2U)
5063 #define CAN_F10R2_FB2_Msk (0x1U << CAN_F10R2_FB2_Pos) /*!< 0x00000004 */
5064 #define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk /*!<Filter bit 2 */
5065 #define CAN_F10R2_FB3_Pos (3U)
5066 #define CAN_F10R2_FB3_Msk (0x1U << CAN_F10R2_FB3_Pos) /*!< 0x00000008 */
5067 #define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk /*!<Filter bit 3 */
5068 #define CAN_F10R2_FB4_Pos (4U)
5069 #define CAN_F10R2_FB4_Msk (0x1U << CAN_F10R2_FB4_Pos) /*!< 0x00000010 */
5070 #define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk /*!<Filter bit 4 */
5071 #define CAN_F10R2_FB5_Pos (5U)
5072 #define CAN_F10R2_FB5_Msk (0x1U << CAN_F10R2_FB5_Pos) /*!< 0x00000020 */
5073 #define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk /*!<Filter bit 5 */
5074 #define CAN_F10R2_FB6_Pos (6U)
5075 #define CAN_F10R2_FB6_Msk (0x1U << CAN_F10R2_FB6_Pos) /*!< 0x00000040 */
5076 #define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk /*!<Filter bit 6 */
5077 #define CAN_F10R2_FB7_Pos (7U)
5078 #define CAN_F10R2_FB7_Msk (0x1U << CAN_F10R2_FB7_Pos) /*!< 0x00000080 */
5079 #define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk /*!<Filter bit 7 */
5080 #define CAN_F10R2_FB8_Pos (8U)
5081 #define CAN_F10R2_FB8_Msk (0x1U << CAN_F10R2_FB8_Pos) /*!< 0x00000100 */
5082 #define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk /*!<Filter bit 8 */
5083 #define CAN_F10R2_FB9_Pos (9U)
5084 #define CAN_F10R2_FB9_Msk (0x1U << CAN_F10R2_FB9_Pos) /*!< 0x00000200 */
5085 #define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk /*!<Filter bit 9 */
5086 #define CAN_F10R2_FB10_Pos (10U)
5087 #define CAN_F10R2_FB10_Msk (0x1U << CAN_F10R2_FB10_Pos) /*!< 0x00000400 */
5088 #define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk /*!<Filter bit 10 */
5089 #define CAN_F10R2_FB11_Pos (11U)
5090 #define CAN_F10R2_FB11_Msk (0x1U << CAN_F10R2_FB11_Pos) /*!< 0x00000800 */
5091 #define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk /*!<Filter bit 11 */
5092 #define CAN_F10R2_FB12_Pos (12U)
5093 #define CAN_F10R2_FB12_Msk (0x1U << CAN_F10R2_FB12_Pos) /*!< 0x00001000 */
5094 #define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk /*!<Filter bit 12 */
5095 #define CAN_F10R2_FB13_Pos (13U)
5096 #define CAN_F10R2_FB13_Msk (0x1U << CAN_F10R2_FB13_Pos) /*!< 0x00002000 */
5097 #define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk /*!<Filter bit 13 */
5098 #define CAN_F10R2_FB14_Pos (14U)
5099 #define CAN_F10R2_FB14_Msk (0x1U << CAN_F10R2_FB14_Pos) /*!< 0x00004000 */
5100 #define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk /*!<Filter bit 14 */
5101 #define CAN_F10R2_FB15_Pos (15U)
5102 #define CAN_F10R2_FB15_Msk (0x1U << CAN_F10R2_FB15_Pos) /*!< 0x00008000 */
5103 #define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk /*!<Filter bit 15 */
5104 #define CAN_F10R2_FB16_Pos (16U)
5105 #define CAN_F10R2_FB16_Msk (0x1U << CAN_F10R2_FB16_Pos) /*!< 0x00010000 */
5106 #define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk /*!<Filter bit 16 */
5107 #define CAN_F10R2_FB17_Pos (17U)
5108 #define CAN_F10R2_FB17_Msk (0x1U << CAN_F10R2_FB17_Pos) /*!< 0x00020000 */
5109 #define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk /*!<Filter bit 17 */
5110 #define CAN_F10R2_FB18_Pos (18U)
5111 #define CAN_F10R2_FB18_Msk (0x1U << CAN_F10R2_FB18_Pos) /*!< 0x00040000 */
5112 #define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk /*!<Filter bit 18 */
5113 #define CAN_F10R2_FB19_Pos (19U)
5114 #define CAN_F10R2_FB19_Msk (0x1U << CAN_F10R2_FB19_Pos) /*!< 0x00080000 */
5115 #define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk /*!<Filter bit 19 */
5116 #define CAN_F10R2_FB20_Pos (20U)
5117 #define CAN_F10R2_FB20_Msk (0x1U << CAN_F10R2_FB20_Pos) /*!< 0x00100000 */
5118 #define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk /*!<Filter bit 20 */
5119 #define CAN_F10R2_FB21_Pos (21U)
5120 #define CAN_F10R2_FB21_Msk (0x1U << CAN_F10R2_FB21_Pos) /*!< 0x00200000 */
5121 #define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk /*!<Filter bit 21 */
5122 #define CAN_F10R2_FB22_Pos (22U)
5123 #define CAN_F10R2_FB22_Msk (0x1U << CAN_F10R2_FB22_Pos) /*!< 0x00400000 */
5124 #define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk /*!<Filter bit 22 */
5125 #define CAN_F10R2_FB23_Pos (23U)
5126 #define CAN_F10R2_FB23_Msk (0x1U << CAN_F10R2_FB23_Pos) /*!< 0x00800000 */
5127 #define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk /*!<Filter bit 23 */
5128 #define CAN_F10R2_FB24_Pos (24U)
5129 #define CAN_F10R2_FB24_Msk (0x1U << CAN_F10R2_FB24_Pos) /*!< 0x01000000 */
5130 #define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk /*!<Filter bit 24 */
5131 #define CAN_F10R2_FB25_Pos (25U)
5132 #define CAN_F10R2_FB25_Msk (0x1U << CAN_F10R2_FB25_Pos) /*!< 0x02000000 */
5133 #define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk /*!<Filter bit 25 */
5134 #define CAN_F10R2_FB26_Pos (26U)
5135 #define CAN_F10R2_FB26_Msk (0x1U << CAN_F10R2_FB26_Pos) /*!< 0x04000000 */
5136 #define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk /*!<Filter bit 26 */
5137 #define CAN_F10R2_FB27_Pos (27U)
5138 #define CAN_F10R2_FB27_Msk (0x1U << CAN_F10R2_FB27_Pos) /*!< 0x08000000 */
5139 #define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk /*!<Filter bit 27 */
5140 #define CAN_F10R2_FB28_Pos (28U)
5141 #define CAN_F10R2_FB28_Msk (0x1U << CAN_F10R2_FB28_Pos) /*!< 0x10000000 */
5142 #define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk /*!<Filter bit 28 */
5143 #define CAN_F10R2_FB29_Pos (29U)
5144 #define CAN_F10R2_FB29_Msk (0x1U << CAN_F10R2_FB29_Pos) /*!< 0x20000000 */
5145 #define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk /*!<Filter bit 29 */
5146 #define CAN_F10R2_FB30_Pos (30U)
5147 #define CAN_F10R2_FB30_Msk (0x1U << CAN_F10R2_FB30_Pos) /*!< 0x40000000 */
5148 #define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk /*!<Filter bit 30 */
5149 #define CAN_F10R2_FB31_Pos (31U)
5150 #define CAN_F10R2_FB31_Msk (0x1U << CAN_F10R2_FB31_Pos) /*!< 0x80000000 */
5151 #define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk /*!<Filter bit 31 */
5152
5153 /******************* Bit definition for CAN_F11R2 register ******************/
5154 #define CAN_F11R2_FB0_Pos (0U)
5155 #define CAN_F11R2_FB0_Msk (0x1U << CAN_F11R2_FB0_Pos) /*!< 0x00000001 */
5156 #define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk /*!<Filter bit 0 */
5157 #define CAN_F11R2_FB1_Pos (1U)
5158 #define CAN_F11R2_FB1_Msk (0x1U << CAN_F11R2_FB1_Pos) /*!< 0x00000002 */
5159 #define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk /*!<Filter bit 1 */
5160 #define CAN_F11R2_FB2_Pos (2U)
5161 #define CAN_F11R2_FB2_Msk (0x1U << CAN_F11R2_FB2_Pos) /*!< 0x00000004 */
5162 #define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk /*!<Filter bit 2 */
5163 #define CAN_F11R2_FB3_Pos (3U)
5164 #define CAN_F11R2_FB3_Msk (0x1U << CAN_F11R2_FB3_Pos) /*!< 0x00000008 */
5165 #define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk /*!<Filter bit 3 */
5166 #define CAN_F11R2_FB4_Pos (4U)
5167 #define CAN_F11R2_FB4_Msk (0x1U << CAN_F11R2_FB4_Pos) /*!< 0x00000010 */
5168 #define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk /*!<Filter bit 4 */
5169 #define CAN_F11R2_FB5_Pos (5U)
5170 #define CAN_F11R2_FB5_Msk (0x1U << CAN_F11R2_FB5_Pos) /*!< 0x00000020 */
5171 #define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk /*!<Filter bit 5 */
5172 #define CAN_F11R2_FB6_Pos (6U)
5173 #define CAN_F11R2_FB6_Msk (0x1U << CAN_F11R2_FB6_Pos) /*!< 0x00000040 */
5174 #define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk /*!<Filter bit 6 */
5175 #define CAN_F11R2_FB7_Pos (7U)
5176 #define CAN_F11R2_FB7_Msk (0x1U << CAN_F11R2_FB7_Pos) /*!< 0x00000080 */
5177 #define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk /*!<Filter bit 7 */
5178 #define CAN_F11R2_FB8_Pos (8U)
5179 #define CAN_F11R2_FB8_Msk (0x1U << CAN_F11R2_FB8_Pos) /*!< 0x00000100 */
5180 #define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk /*!<Filter bit 8 */
5181 #define CAN_F11R2_FB9_Pos (9U)
5182 #define CAN_F11R2_FB9_Msk (0x1U << CAN_F11R2_FB9_Pos) /*!< 0x00000200 */
5183 #define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk /*!<Filter bit 9 */
5184 #define CAN_F11R2_FB10_Pos (10U)
5185 #define CAN_F11R2_FB10_Msk (0x1U << CAN_F11R2_FB10_Pos) /*!< 0x00000400 */
5186 #define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk /*!<Filter bit 10 */
5187 #define CAN_F11R2_FB11_Pos (11U)
5188 #define CAN_F11R2_FB11_Msk (0x1U << CAN_F11R2_FB11_Pos) /*!< 0x00000800 */
5189 #define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk /*!<Filter bit 11 */
5190 #define CAN_F11R2_FB12_Pos (12U)
5191 #define CAN_F11R2_FB12_Msk (0x1U << CAN_F11R2_FB12_Pos) /*!< 0x00001000 */
5192 #define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk /*!<Filter bit 12 */
5193 #define CAN_F11R2_FB13_Pos (13U)
5194 #define CAN_F11R2_FB13_Msk (0x1U << CAN_F11R2_FB13_Pos) /*!< 0x00002000 */
5195 #define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk /*!<Filter bit 13 */
5196 #define CAN_F11R2_FB14_Pos (14U)
5197 #define CAN_F11R2_FB14_Msk (0x1U << CAN_F11R2_FB14_Pos) /*!< 0x00004000 */
5198 #define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk /*!<Filter bit 14 */
5199 #define CAN_F11R2_FB15_Pos (15U)
5200 #define CAN_F11R2_FB15_Msk (0x1U << CAN_F11R2_FB15_Pos) /*!< 0x00008000 */
5201 #define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk /*!<Filter bit 15 */
5202 #define CAN_F11R2_FB16_Pos (16U)
5203 #define CAN_F11R2_FB16_Msk (0x1U << CAN_F11R2_FB16_Pos) /*!< 0x00010000 */
5204 #define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk /*!<Filter bit 16 */
5205 #define CAN_F11R2_FB17_Pos (17U)
5206 #define CAN_F11R2_FB17_Msk (0x1U << CAN_F11R2_FB17_Pos) /*!< 0x00020000 */
5207 #define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk /*!<Filter bit 17 */
5208 #define CAN_F11R2_FB18_Pos (18U)
5209 #define CAN_F11R2_FB18_Msk (0x1U << CAN_F11R2_FB18_Pos) /*!< 0x00040000 */
5210 #define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk /*!<Filter bit 18 */
5211 #define CAN_F11R2_FB19_Pos (19U)
5212 #define CAN_F11R2_FB19_Msk (0x1U << CAN_F11R2_FB19_Pos) /*!< 0x00080000 */
5213 #define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk /*!<Filter bit 19 */
5214 #define CAN_F11R2_FB20_Pos (20U)
5215 #define CAN_F11R2_FB20_Msk (0x1U << CAN_F11R2_FB20_Pos) /*!< 0x00100000 */
5216 #define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk /*!<Filter bit 20 */
5217 #define CAN_F11R2_FB21_Pos (21U)
5218 #define CAN_F11R2_FB21_Msk (0x1U << CAN_F11R2_FB21_Pos) /*!< 0x00200000 */
5219 #define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk /*!<Filter bit 21 */
5220 #define CAN_F11R2_FB22_Pos (22U)
5221 #define CAN_F11R2_FB22_Msk (0x1U << CAN_F11R2_FB22_Pos) /*!< 0x00400000 */
5222 #define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk /*!<Filter bit 22 */
5223 #define CAN_F11R2_FB23_Pos (23U)
5224 #define CAN_F11R2_FB23_Msk (0x1U << CAN_F11R2_FB23_Pos) /*!< 0x00800000 */
5225 #define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk /*!<Filter bit 23 */
5226 #define CAN_F11R2_FB24_Pos (24U)
5227 #define CAN_F11R2_FB24_Msk (0x1U << CAN_F11R2_FB24_Pos) /*!< 0x01000000 */
5228 #define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk /*!<Filter bit 24 */
5229 #define CAN_F11R2_FB25_Pos (25U)
5230 #define CAN_F11R2_FB25_Msk (0x1U << CAN_F11R2_FB25_Pos) /*!< 0x02000000 */
5231 #define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk /*!<Filter bit 25 */
5232 #define CAN_F11R2_FB26_Pos (26U)
5233 #define CAN_F11R2_FB26_Msk (0x1U << CAN_F11R2_FB26_Pos) /*!< 0x04000000 */
5234 #define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk /*!<Filter bit 26 */
5235 #define CAN_F11R2_FB27_Pos (27U)
5236 #define CAN_F11R2_FB27_Msk (0x1U << CAN_F11R2_FB27_Pos) /*!< 0x08000000 */
5237 #define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk /*!<Filter bit 27 */
5238 #define CAN_F11R2_FB28_Pos (28U)
5239 #define CAN_F11R2_FB28_Msk (0x1U << CAN_F11R2_FB28_Pos) /*!< 0x10000000 */
5240 #define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk /*!<Filter bit 28 */
5241 #define CAN_F11R2_FB29_Pos (29U)
5242 #define CAN_F11R2_FB29_Msk (0x1U << CAN_F11R2_FB29_Pos) /*!< 0x20000000 */
5243 #define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk /*!<Filter bit 29 */
5244 #define CAN_F11R2_FB30_Pos (30U)
5245 #define CAN_F11R2_FB30_Msk (0x1U << CAN_F11R2_FB30_Pos) /*!< 0x40000000 */
5246 #define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk /*!<Filter bit 30 */
5247 #define CAN_F11R2_FB31_Pos (31U)
5248 #define CAN_F11R2_FB31_Msk (0x1U << CAN_F11R2_FB31_Pos) /*!< 0x80000000 */
5249 #define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk /*!<Filter bit 31 */
5250
5251 /******************* Bit definition for CAN_F12R2 register ******************/
5252 #define CAN_F12R2_FB0_Pos (0U)
5253 #define CAN_F12R2_FB0_Msk (0x1U << CAN_F12R2_FB0_Pos) /*!< 0x00000001 */
5254 #define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk /*!<Filter bit 0 */
5255 #define CAN_F12R2_FB1_Pos (1U)
5256 #define CAN_F12R2_FB1_Msk (0x1U << CAN_F12R2_FB1_Pos) /*!< 0x00000002 */
5257 #define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk /*!<Filter bit 1 */
5258 #define CAN_F12R2_FB2_Pos (2U)
5259 #define CAN_F12R2_FB2_Msk (0x1U << CAN_F12R2_FB2_Pos) /*!< 0x00000004 */
5260 #define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk /*!<Filter bit 2 */
5261 #define CAN_F12R2_FB3_Pos (3U)
5262 #define CAN_F12R2_FB3_Msk (0x1U << CAN_F12R2_FB3_Pos) /*!< 0x00000008 */
5263 #define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk /*!<Filter bit 3 */
5264 #define CAN_F12R2_FB4_Pos (4U)
5265 #define CAN_F12R2_FB4_Msk (0x1U << CAN_F12R2_FB4_Pos) /*!< 0x00000010 */
5266 #define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk /*!<Filter bit 4 */
5267 #define CAN_F12R2_FB5_Pos (5U)
5268 #define CAN_F12R2_FB5_Msk (0x1U << CAN_F12R2_FB5_Pos) /*!< 0x00000020 */
5269 #define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk /*!<Filter bit 5 */
5270 #define CAN_F12R2_FB6_Pos (6U)
5271 #define CAN_F12R2_FB6_Msk (0x1U << CAN_F12R2_FB6_Pos) /*!< 0x00000040 */
5272 #define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk /*!<Filter bit 6 */
5273 #define CAN_F12R2_FB7_Pos (7U)
5274 #define CAN_F12R2_FB7_Msk (0x1U << CAN_F12R2_FB7_Pos) /*!< 0x00000080 */
5275 #define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk /*!<Filter bit 7 */
5276 #define CAN_F12R2_FB8_Pos (8U)
5277 #define CAN_F12R2_FB8_Msk (0x1U << CAN_F12R2_FB8_Pos) /*!< 0x00000100 */
5278 #define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk /*!<Filter bit 8 */
5279 #define CAN_F12R2_FB9_Pos (9U)
5280 #define CAN_F12R2_FB9_Msk (0x1U << CAN_F12R2_FB9_Pos) /*!< 0x00000200 */
5281 #define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk /*!<Filter bit 9 */
5282 #define CAN_F12R2_FB10_Pos (10U)
5283 #define CAN_F12R2_FB10_Msk (0x1U << CAN_F12R2_FB10_Pos) /*!< 0x00000400 */
5284 #define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk /*!<Filter bit 10 */
5285 #define CAN_F12R2_FB11_Pos (11U)
5286 #define CAN_F12R2_FB11_Msk (0x1U << CAN_F12R2_FB11_Pos) /*!< 0x00000800 */
5287 #define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk /*!<Filter bit 11 */
5288 #define CAN_F12R2_FB12_Pos (12U)
5289 #define CAN_F12R2_FB12_Msk (0x1U << CAN_F12R2_FB12_Pos) /*!< 0x00001000 */
5290 #define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk /*!<Filter bit 12 */
5291 #define CAN_F12R2_FB13_Pos (13U)
5292 #define CAN_F12R2_FB13_Msk (0x1U << CAN_F12R2_FB13_Pos) /*!< 0x00002000 */
5293 #define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk /*!<Filter bit 13 */
5294 #define CAN_F12R2_FB14_Pos (14U)
5295 #define CAN_F12R2_FB14_Msk (0x1U << CAN_F12R2_FB14_Pos) /*!< 0x00004000 */
5296 #define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk /*!<Filter bit 14 */
5297 #define CAN_F12R2_FB15_Pos (15U)
5298 #define CAN_F12R2_FB15_Msk (0x1U << CAN_F12R2_FB15_Pos) /*!< 0x00008000 */
5299 #define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk /*!<Filter bit 15 */
5300 #define CAN_F12R2_FB16_Pos (16U)
5301 #define CAN_F12R2_FB16_Msk (0x1U << CAN_F12R2_FB16_Pos) /*!< 0x00010000 */
5302 #define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk /*!<Filter bit 16 */
5303 #define CAN_F12R2_FB17_Pos (17U)
5304 #define CAN_F12R2_FB17_Msk (0x1U << CAN_F12R2_FB17_Pos) /*!< 0x00020000 */
5305 #define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk /*!<Filter bit 17 */
5306 #define CAN_F12R2_FB18_Pos (18U)
5307 #define CAN_F12R2_FB18_Msk (0x1U << CAN_F12R2_FB18_Pos) /*!< 0x00040000 */
5308 #define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk /*!<Filter bit 18 */
5309 #define CAN_F12R2_FB19_Pos (19U)
5310 #define CAN_F12R2_FB19_Msk (0x1U << CAN_F12R2_FB19_Pos) /*!< 0x00080000 */
5311 #define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk /*!<Filter bit 19 */
5312 #define CAN_F12R2_FB20_Pos (20U)
5313 #define CAN_F12R2_FB20_Msk (0x1U << CAN_F12R2_FB20_Pos) /*!< 0x00100000 */
5314 #define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk /*!<Filter bit 20 */
5315 #define CAN_F12R2_FB21_Pos (21U)
5316 #define CAN_F12R2_FB21_Msk (0x1U << CAN_F12R2_FB21_Pos) /*!< 0x00200000 */
5317 #define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk /*!<Filter bit 21 */
5318 #define CAN_F12R2_FB22_Pos (22U)
5319 #define CAN_F12R2_FB22_Msk (0x1U << CAN_F12R2_FB22_Pos) /*!< 0x00400000 */
5320 #define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk /*!<Filter bit 22 */
5321 #define CAN_F12R2_FB23_Pos (23U)
5322 #define CAN_F12R2_FB23_Msk (0x1U << CAN_F12R2_FB23_Pos) /*!< 0x00800000 */
5323 #define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk /*!<Filter bit 23 */
5324 #define CAN_F12R2_FB24_Pos (24U)
5325 #define CAN_F12R2_FB24_Msk (0x1U << CAN_F12R2_FB24_Pos) /*!< 0x01000000 */
5326 #define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk /*!<Filter bit 24 */
5327 #define CAN_F12R2_FB25_Pos (25U)
5328 #define CAN_F12R2_FB25_Msk (0x1U << CAN_F12R2_FB25_Pos) /*!< 0x02000000 */
5329 #define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk /*!<Filter bit 25 */
5330 #define CAN_F12R2_FB26_Pos (26U)
5331 #define CAN_F12R2_FB26_Msk (0x1U << CAN_F12R2_FB26_Pos) /*!< 0x04000000 */
5332 #define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk /*!<Filter bit 26 */
5333 #define CAN_F12R2_FB27_Pos (27U)
5334 #define CAN_F12R2_FB27_Msk (0x1U << CAN_F12R2_FB27_Pos) /*!< 0x08000000 */
5335 #define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk /*!<Filter bit 27 */
5336 #define CAN_F12R2_FB28_Pos (28U)
5337 #define CAN_F12R2_FB28_Msk (0x1U << CAN_F12R2_FB28_Pos) /*!< 0x10000000 */
5338 #define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk /*!<Filter bit 28 */
5339 #define CAN_F12R2_FB29_Pos (29U)
5340 #define CAN_F12R2_FB29_Msk (0x1U << CAN_F12R2_FB29_Pos) /*!< 0x20000000 */
5341 #define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk /*!<Filter bit 29 */
5342 #define CAN_F12R2_FB30_Pos (30U)
5343 #define CAN_F12R2_FB30_Msk (0x1U << CAN_F12R2_FB30_Pos) /*!< 0x40000000 */
5344 #define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk /*!<Filter bit 30 */
5345 #define CAN_F12R2_FB31_Pos (31U)
5346 #define CAN_F12R2_FB31_Msk (0x1U << CAN_F12R2_FB31_Pos) /*!< 0x80000000 */
5347 #define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk /*!<Filter bit 31 */
5348
5349 /******************* Bit definition for CAN_F13R2 register ******************/
5350 #define CAN_F13R2_FB0_Pos (0U)
5351 #define CAN_F13R2_FB0_Msk (0x1U << CAN_F13R2_FB0_Pos) /*!< 0x00000001 */
5352 #define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk /*!<Filter bit 0 */
5353 #define CAN_F13R2_FB1_Pos (1U)
5354 #define CAN_F13R2_FB1_Msk (0x1U << CAN_F13R2_FB1_Pos) /*!< 0x00000002 */
5355 #define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk /*!<Filter bit 1 */
5356 #define CAN_F13R2_FB2_Pos (2U)
5357 #define CAN_F13R2_FB2_Msk (0x1U << CAN_F13R2_FB2_Pos) /*!< 0x00000004 */
5358 #define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk /*!<Filter bit 2 */
5359 #define CAN_F13R2_FB3_Pos (3U)
5360 #define CAN_F13R2_FB3_Msk (0x1U << CAN_F13R2_FB3_Pos) /*!< 0x00000008 */
5361 #define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk /*!<Filter bit 3 */
5362 #define CAN_F13R2_FB4_Pos (4U)
5363 #define CAN_F13R2_FB4_Msk (0x1U << CAN_F13R2_FB4_Pos) /*!< 0x00000010 */
5364 #define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk /*!<Filter bit 4 */
5365 #define CAN_F13R2_FB5_Pos (5U)
5366 #define CAN_F13R2_FB5_Msk (0x1U << CAN_F13R2_FB5_Pos) /*!< 0x00000020 */
5367 #define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk /*!<Filter bit 5 */
5368 #define CAN_F13R2_FB6_Pos (6U)
5369 #define CAN_F13R2_FB6_Msk (0x1U << CAN_F13R2_FB6_Pos) /*!< 0x00000040 */
5370 #define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk /*!<Filter bit 6 */
5371 #define CAN_F13R2_FB7_Pos (7U)
5372 #define CAN_F13R2_FB7_Msk (0x1U << CAN_F13R2_FB7_Pos) /*!< 0x00000080 */
5373 #define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk /*!<Filter bit 7 */
5374 #define CAN_F13R2_FB8_Pos (8U)
5375 #define CAN_F13R2_FB8_Msk (0x1U << CAN_F13R2_FB8_Pos) /*!< 0x00000100 */
5376 #define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk /*!<Filter bit 8 */
5377 #define CAN_F13R2_FB9_Pos (9U)
5378 #define CAN_F13R2_FB9_Msk (0x1U << CAN_F13R2_FB9_Pos) /*!< 0x00000200 */
5379 #define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk /*!<Filter bit 9 */
5380 #define CAN_F13R2_FB10_Pos (10U)
5381 #define CAN_F13R2_FB10_Msk (0x1U << CAN_F13R2_FB10_Pos) /*!< 0x00000400 */
5382 #define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk /*!<Filter bit 10 */
5383 #define CAN_F13R2_FB11_Pos (11U)
5384 #define CAN_F13R2_FB11_Msk (0x1U << CAN_F13R2_FB11_Pos) /*!< 0x00000800 */
5385 #define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk /*!<Filter bit 11 */
5386 #define CAN_F13R2_FB12_Pos (12U)
5387 #define CAN_F13R2_FB12_Msk (0x1U << CAN_F13R2_FB12_Pos) /*!< 0x00001000 */
5388 #define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk /*!<Filter bit 12 */
5389 #define CAN_F13R2_FB13_Pos (13U)
5390 #define CAN_F13R2_FB13_Msk (0x1U << CAN_F13R2_FB13_Pos) /*!< 0x00002000 */
5391 #define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk /*!<Filter bit 13 */
5392 #define CAN_F13R2_FB14_Pos (14U)
5393 #define CAN_F13R2_FB14_Msk (0x1U << CAN_F13R2_FB14_Pos) /*!< 0x00004000 */
5394 #define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk /*!<Filter bit 14 */
5395 #define CAN_F13R2_FB15_Pos (15U)
5396 #define CAN_F13R2_FB15_Msk (0x1U << CAN_F13R2_FB15_Pos) /*!< 0x00008000 */
5397 #define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk /*!<Filter bit 15 */
5398 #define CAN_F13R2_FB16_Pos (16U)
5399 #define CAN_F13R2_FB16_Msk (0x1U << CAN_F13R2_FB16_Pos) /*!< 0x00010000 */
5400 #define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk /*!<Filter bit 16 */
5401 #define CAN_F13R2_FB17_Pos (17U)
5402 #define CAN_F13R2_FB17_Msk (0x1U << CAN_F13R2_FB17_Pos) /*!< 0x00020000 */
5403 #define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk /*!<Filter bit 17 */
5404 #define CAN_F13R2_FB18_Pos (18U)
5405 #define CAN_F13R2_FB18_Msk (0x1U << CAN_F13R2_FB18_Pos) /*!< 0x00040000 */
5406 #define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk /*!<Filter bit 18 */
5407 #define CAN_F13R2_FB19_Pos (19U)
5408 #define CAN_F13R2_FB19_Msk (0x1U << CAN_F13R2_FB19_Pos) /*!< 0x00080000 */
5409 #define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk /*!<Filter bit 19 */
5410 #define CAN_F13R2_FB20_Pos (20U)
5411 #define CAN_F13R2_FB20_Msk (0x1U << CAN_F13R2_FB20_Pos) /*!< 0x00100000 */
5412 #define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk /*!<Filter bit 20 */
5413 #define CAN_F13R2_FB21_Pos (21U)
5414 #define CAN_F13R2_FB21_Msk (0x1U << CAN_F13R2_FB21_Pos) /*!< 0x00200000 */
5415 #define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk /*!<Filter bit 21 */
5416 #define CAN_F13R2_FB22_Pos (22U)
5417 #define CAN_F13R2_FB22_Msk (0x1U << CAN_F13R2_FB22_Pos) /*!< 0x00400000 */
5418 #define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk /*!<Filter bit 22 */
5419 #define CAN_F13R2_FB23_Pos (23U)
5420 #define CAN_F13R2_FB23_Msk (0x1U << CAN_F13R2_FB23_Pos) /*!< 0x00800000 */
5421 #define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk /*!<Filter bit 23 */
5422 #define CAN_F13R2_FB24_Pos (24U)
5423 #define CAN_F13R2_FB24_Msk (0x1U << CAN_F13R2_FB24_Pos) /*!< 0x01000000 */
5424 #define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk /*!<Filter bit 24 */
5425 #define CAN_F13R2_FB25_Pos (25U)
5426 #define CAN_F13R2_FB25_Msk (0x1U << CAN_F13R2_FB25_Pos) /*!< 0x02000000 */
5427 #define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk /*!<Filter bit 25 */
5428 #define CAN_F13R2_FB26_Pos (26U)
5429 #define CAN_F13R2_FB26_Msk (0x1U << CAN_F13R2_FB26_Pos) /*!< 0x04000000 */
5430 #define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk /*!<Filter bit 26 */
5431 #define CAN_F13R2_FB27_Pos (27U)
5432 #define CAN_F13R2_FB27_Msk (0x1U << CAN_F13R2_FB27_Pos) /*!< 0x08000000 */
5433 #define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk /*!<Filter bit 27 */
5434 #define CAN_F13R2_FB28_Pos (28U)
5435 #define CAN_F13R2_FB28_Msk (0x1U << CAN_F13R2_FB28_Pos) /*!< 0x10000000 */
5436 #define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk /*!<Filter bit 28 */
5437 #define CAN_F13R2_FB29_Pos (29U)
5438 #define CAN_F13R2_FB29_Msk (0x1U << CAN_F13R2_FB29_Pos) /*!< 0x20000000 */
5439 #define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk /*!<Filter bit 29 */
5440 #define CAN_F13R2_FB30_Pos (30U)
5441 #define CAN_F13R2_FB30_Msk (0x1U << CAN_F13R2_FB30_Pos) /*!< 0x40000000 */
5442 #define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk /*!<Filter bit 30 */
5443 #define CAN_F13R2_FB31_Pos (31U)
5444 #define CAN_F13R2_FB31_Msk (0x1U << CAN_F13R2_FB31_Pos) /*!< 0x80000000 */
5445 #define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk /*!<Filter bit 31 */
5446
5447 /******************************************************************************/
5448 /* */
5449 /* HDMI-CEC (CEC) */
5450 /* */
5451 /******************************************************************************/
5452
5453 /******************* Bit definition for CEC_CR register *********************/
5454 #define CEC_CR_CECEN_Pos (0U)
5455 #define CEC_CR_CECEN_Msk (0x1U << CEC_CR_CECEN_Pos) /*!< 0x00000001 */
5456 #define CEC_CR_CECEN CEC_CR_CECEN_Msk /*!< CEC Enable */
5457 #define CEC_CR_TXSOM_Pos (1U)
5458 #define CEC_CR_TXSOM_Msk (0x1U << CEC_CR_TXSOM_Pos) /*!< 0x00000002 */
5459 #define CEC_CR_TXSOM CEC_CR_TXSOM_Msk /*!< CEC Tx Start Of Message */
5460 #define CEC_CR_TXEOM_Pos (2U)
5461 #define CEC_CR_TXEOM_Msk (0x1U << CEC_CR_TXEOM_Pos) /*!< 0x00000004 */
5462 #define CEC_CR_TXEOM CEC_CR_TXEOM_Msk /*!< CEC Tx End Of Message */
5463
5464 /******************* Bit definition for CEC_CFGR register *******************/
5465 #define CEC_CFGR_SFT_Pos (0U)
5466 #define CEC_CFGR_SFT_Msk (0x7U << CEC_CFGR_SFT_Pos) /*!< 0x00000007 */
5467 #define CEC_CFGR_SFT CEC_CFGR_SFT_Msk /*!< CEC Signal Free Time */
5468 #define CEC_CFGR_RXTOL_Pos (3U)
5469 #define CEC_CFGR_RXTOL_Msk (0x1U << CEC_CFGR_RXTOL_Pos) /*!< 0x00000008 */
5470 #define CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk /*!< CEC Tolerance */
5471 #define CEC_CFGR_BRESTP_Pos (4U)
5472 #define CEC_CFGR_BRESTP_Msk (0x1U << CEC_CFGR_BRESTP_Pos) /*!< 0x00000010 */
5473 #define CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk /*!< CEC Rx Stop */
5474 #define CEC_CFGR_BREGEN_Pos (5U)
5475 #define CEC_CFGR_BREGEN_Msk (0x1U << CEC_CFGR_BREGEN_Pos) /*!< 0x00000020 */
5476 #define CEC_CFGR_BREGEN CEC_CFGR_BREGEN_Msk /*!< CEC Bit Rising Error generation */
5477 #define CEC_CFGR_LBPEGEN_Pos (6U)
5478 #define CEC_CFGR_LBPEGEN_Msk (0x1U << CEC_CFGR_LBPEGEN_Pos) /*!< 0x00000040 */
5479 #define CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk /*!< CEC Long Bit Period Error generation */
5480 #define CEC_CFGR_SFTOPT_Pos (8U)
5481 #define CEC_CFGR_SFTOPT_Msk (0x1U << CEC_CFGR_SFTOPT_Pos) /*!< 0x00000100 */
5482 #define CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk /*!< CEC Signal Free Time optional */
5483 #define CEC_CFGR_BRDNOGEN_Pos (7U)
5484 #define CEC_CFGR_BRDNOGEN_Msk (0x1U << CEC_CFGR_BRDNOGEN_Pos) /*!< 0x00000080 */
5485 #define CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk /*!< CEC Broadcast No error generation */
5486 #define CEC_CFGR_OAR_Pos (16U)
5487 #define CEC_CFGR_OAR_Msk (0x7FFFU << CEC_CFGR_OAR_Pos) /*!< 0x7FFF0000 */
5488 #define CEC_CFGR_OAR CEC_CFGR_OAR_Msk /*!< CEC Own Address */
5489 #define CEC_CFGR_LSTN_Pos (31U)
5490 #define CEC_CFGR_LSTN_Msk (0x1U << CEC_CFGR_LSTN_Pos) /*!< 0x80000000 */
5491 #define CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk /*!< CEC Listen mode */
5492
5493 /******************* Bit definition for CEC_TXDR register *******************/
5494 #define CEC_TXDR_TXD_Pos (0U)
5495 #define CEC_TXDR_TXD_Msk (0xFFU << CEC_TXDR_TXD_Pos) /*!< 0x000000FF */
5496 #define CEC_TXDR_TXD CEC_TXDR_TXD_Msk /*!< CEC Tx Data */
5497
5498 /******************* Bit definition for CEC_RXDR register *******************/
5499 #define CEC_RXDR_RXD_Pos (0U)
5500 #define CEC_RXDR_RXD_Msk (0xFFU << CEC_RXDR_RXD_Pos) /*!< 0x000000FF */
5501 #define CEC_RXDR_RXD CEC_RXDR_RXD_Msk /*!< CEC Rx Data */
5502 /*legacy define*/
5503 #define CEC_TXDR_RXD CEC_RXDR_RXD /*!< CEC Rx Data */
5504
5505 /******************* Bit definition for CEC_ISR register ********************/
5506 #define CEC_ISR_RXBR_Pos (0U)
5507 #define CEC_ISR_RXBR_Msk (0x1U << CEC_ISR_RXBR_Pos) /*!< 0x00000001 */
5508 #define CEC_ISR_RXBR CEC_ISR_RXBR_Msk /*!< CEC Rx-Byte Received */
5509 #define CEC_ISR_RXEND_Pos (1U)
5510 #define CEC_ISR_RXEND_Msk (0x1U << CEC_ISR_RXEND_Pos) /*!< 0x00000002 */
5511 #define CEC_ISR_RXEND CEC_ISR_RXEND_Msk /*!< CEC End Of Reception */
5512 #define CEC_ISR_RXOVR_Pos (2U)
5513 #define CEC_ISR_RXOVR_Msk (0x1U << CEC_ISR_RXOVR_Pos) /*!< 0x00000004 */
5514 #define CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk /*!< CEC Rx-Overrun */
5515 #define CEC_ISR_BRE_Pos (3U)
5516 #define CEC_ISR_BRE_Msk (0x1U << CEC_ISR_BRE_Pos) /*!< 0x00000008 */
5517 #define CEC_ISR_BRE CEC_ISR_BRE_Msk /*!< CEC Rx Bit Rising Error */
5518 #define CEC_ISR_SBPE_Pos (4U)
5519 #define CEC_ISR_SBPE_Msk (0x1U << CEC_ISR_SBPE_Pos) /*!< 0x00000010 */
5520 #define CEC_ISR_SBPE CEC_ISR_SBPE_Msk /*!< CEC Rx Short Bit period Error */
5521 #define CEC_ISR_LBPE_Pos (5U)
5522 #define CEC_ISR_LBPE_Msk (0x1U << CEC_ISR_LBPE_Pos) /*!< 0x00000020 */
5523 #define CEC_ISR_LBPE CEC_ISR_LBPE_Msk /*!< CEC Rx Long Bit period Error */
5524 #define CEC_ISR_RXACKE_Pos (6U)
5525 #define CEC_ISR_RXACKE_Msk (0x1U << CEC_ISR_RXACKE_Pos) /*!< 0x00000040 */
5526 #define CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk /*!< CEC Rx Missing Acknowledge */
5527 #define CEC_ISR_ARBLST_Pos (7U)
5528 #define CEC_ISR_ARBLST_Msk (0x1U << CEC_ISR_ARBLST_Pos) /*!< 0x00000080 */
5529 #define CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk /*!< CEC Arbitration Lost */
5530 #define CEC_ISR_TXBR_Pos (8U)
5531 #define CEC_ISR_TXBR_Msk (0x1U << CEC_ISR_TXBR_Pos) /*!< 0x00000100 */
5532 #define CEC_ISR_TXBR CEC_ISR_TXBR_Msk /*!< CEC Tx Byte Request */
5533 #define CEC_ISR_TXEND_Pos (9U)
5534 #define CEC_ISR_TXEND_Msk (0x1U << CEC_ISR_TXEND_Pos) /*!< 0x00000200 */
5535 #define CEC_ISR_TXEND CEC_ISR_TXEND_Msk /*!< CEC End of Transmission */
5536 #define CEC_ISR_TXUDR_Pos (10U)
5537 #define CEC_ISR_TXUDR_Msk (0x1U << CEC_ISR_TXUDR_Pos) /*!< 0x00000400 */
5538 #define CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk /*!< CEC Tx-Buffer Underrun */
5539 #define CEC_ISR_TXERR_Pos (11U)
5540 #define CEC_ISR_TXERR_Msk (0x1U << CEC_ISR_TXERR_Pos) /*!< 0x00000800 */
5541 #define CEC_ISR_TXERR CEC_ISR_TXERR_Msk /*!< CEC Tx-Error */
5542 #define CEC_ISR_TXACKE_Pos (12U)
5543 #define CEC_ISR_TXACKE_Msk (0x1U << CEC_ISR_TXACKE_Pos) /*!< 0x00001000 */
5544 #define CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk /*!< CEC Tx Missing Acknowledge */
5545
5546 /******************* Bit definition for CEC_IER register ********************/
5547 #define CEC_IER_RXBRIE_Pos (0U)
5548 #define CEC_IER_RXBRIE_Msk (0x1U << CEC_IER_RXBRIE_Pos) /*!< 0x00000001 */
5549 #define CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk /*!< CEC Rx-Byte Received IT Enable */
5550 #define CEC_IER_RXENDIE_Pos (1U)
5551 #define CEC_IER_RXENDIE_Msk (0x1U << CEC_IER_RXENDIE_Pos) /*!< 0x00000002 */
5552 #define CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk /*!< CEC End Of Reception IT Enable */
5553 #define CEC_IER_RXOVRIE_Pos (2U)
5554 #define CEC_IER_RXOVRIE_Msk (0x1U << CEC_IER_RXOVRIE_Pos) /*!< 0x00000004 */
5555 #define CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk /*!< CEC Rx-Overrun IT Enable */
5556 #define CEC_IER_BREIE_Pos (3U)
5557 #define CEC_IER_BREIE_Msk (0x1U << CEC_IER_BREIE_Pos) /*!< 0x00000008 */
5558 #define CEC_IER_BREIE CEC_IER_BREIE_Msk /*!< CEC Rx Bit Rising Error IT Enable */
5559 #define CEC_IER_SBPEIE_Pos (4U)
5560 #define CEC_IER_SBPEIE_Msk (0x1U << CEC_IER_SBPEIE_Pos) /*!< 0x00000010 */
5561 #define CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk /*!< CEC Rx Short Bit period Error IT Enable */
5562 #define CEC_IER_LBPEIE_Pos (5U)
5563 #define CEC_IER_LBPEIE_Msk (0x1U << CEC_IER_LBPEIE_Pos) /*!< 0x00000020 */
5564 #define CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk /*!< CEC Rx Long Bit period Error IT Enable */
5565 #define CEC_IER_RXACKEIE_Pos (6U)
5566 #define CEC_IER_RXACKEIE_Msk (0x1U << CEC_IER_RXACKEIE_Pos) /*!< 0x00000040 */
5567 #define CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk /*!< CEC Rx Missing Acknowledge IT Enable */
5568 #define CEC_IER_ARBLSTIE_Pos (7U)
5569 #define CEC_IER_ARBLSTIE_Msk (0x1U << CEC_IER_ARBLSTIE_Pos) /*!< 0x00000080 */
5570 #define CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk /*!< CEC Arbitration Lost IT Enable */
5571 #define CEC_IER_TXBRIE_Pos (8U)
5572 #define CEC_IER_TXBRIE_Msk (0x1U << CEC_IER_TXBRIE_Pos) /*!< 0x00000100 */
5573 #define CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk /*!< CEC Tx Byte Request IT Enable */
5574 #define CEC_IER_TXENDIE_Pos (9U)
5575 #define CEC_IER_TXENDIE_Msk (0x1U << CEC_IER_TXENDIE_Pos) /*!< 0x00000200 */
5576 #define CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk /*!< CEC End of Transmission IT Enable */
5577 #define CEC_IER_TXUDRIE_Pos (10U)
5578 #define CEC_IER_TXUDRIE_Msk (0x1U << CEC_IER_TXUDRIE_Pos) /*!< 0x00000400 */
5579 #define CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk /*!< CEC Tx-Buffer Underrun IT Enable */
5580 #define CEC_IER_TXERRIE_Pos (11U)
5581 #define CEC_IER_TXERRIE_Msk (0x1U << CEC_IER_TXERRIE_Pos) /*!< 0x00000800 */
5582 #define CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk /*!< CEC Tx-Error IT Enable */
5583 #define CEC_IER_TXACKEIE_Pos (12U)
5584 #define CEC_IER_TXACKEIE_Msk (0x1U << CEC_IER_TXACKEIE_Pos) /*!< 0x00001000 */
5585 #define CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk /*!< CEC Tx Missing Acknowledge IT Enable */
5586
5587 /******************************************************************************/
5588 /* */
5589 /* CRC calculation unit */
5590 /* */
5591 /******************************************************************************/
5592 /******************* Bit definition for CRC_DR register *********************/
5593 #define CRC_DR_DR_Pos (0U)
5594 #define CRC_DR_DR_Msk (0xFFFFFFFFU << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
5595 #define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */
5596
5597
5598 /******************* Bit definition for CRC_IDR register ********************/
5599 #define CRC_IDR_IDR_Pos (0U)
5600 #define CRC_IDR_IDR_Msk (0xFFU << CRC_IDR_IDR_Pos) /*!< 0x000000FF */
5601 #define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bit data register bits */
5602
5603
5604 /******************** Bit definition for CRC_CR register ********************/
5605 #define CRC_CR_RESET_Pos (0U)
5606 #define CRC_CR_RESET_Msk (0x1U << CRC_CR_RESET_Pos) /*!< 0x00000001 */
5607 #define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET bit */
5608
5609 /******************************************************************************/
5610 /* */
5611 /* Digital to Analog Converter */
5612 /* */
5613 /******************************************************************************/
5614 /*
5615 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
5616 */
5617 #define DAC_CHANNEL2_SUPPORT /*!< DAC feature available only on specific devices: availability of DAC channel 2 */
5618 /******************** Bit definition for DAC_CR register ********************/
5619 #define DAC_CR_EN1_Pos (0U)
5620 #define DAC_CR_EN1_Msk (0x1U << DAC_CR_EN1_Pos) /*!< 0x00000001 */
5621 #define DAC_CR_EN1 DAC_CR_EN1_Msk /*!<DAC channel1 enable */
5622 #define DAC_CR_BOFF1_Pos (1U)
5623 #define DAC_CR_BOFF1_Msk (0x1U << DAC_CR_BOFF1_Pos) /*!< 0x00000002 */
5624 #define DAC_CR_BOFF1 DAC_CR_BOFF1_Msk /*!<DAC channel1 output buffer disable */
5625 #define DAC_CR_TEN1_Pos (2U)
5626 #define DAC_CR_TEN1_Msk (0x1U << DAC_CR_TEN1_Pos) /*!< 0x00000004 */
5627 #define DAC_CR_TEN1 DAC_CR_TEN1_Msk /*!<DAC channel1 Trigger enable */
5628
5629 #define DAC_CR_TSEL1_Pos (3U)
5630 #define DAC_CR_TSEL1_Msk (0x7U << DAC_CR_TSEL1_Pos) /*!< 0x00000038 */
5631 #define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk /*!<TSEL1[2:0] (DAC channel1 Trigger selection) */
5632 #define DAC_CR_TSEL1_0 (0x1U << DAC_CR_TSEL1_Pos) /*!< 0x00000008 */
5633 #define DAC_CR_TSEL1_1 (0x2U << DAC_CR_TSEL1_Pos) /*!< 0x00000010 */
5634 #define DAC_CR_TSEL1_2 (0x4U << DAC_CR_TSEL1_Pos) /*!< 0x00000020 */
5635
5636 #define DAC_CR_WAVE1_Pos (6U)
5637 #define DAC_CR_WAVE1_Msk (0x3U << DAC_CR_WAVE1_Pos) /*!< 0x000000C0 */
5638 #define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
5639 #define DAC_CR_WAVE1_0 (0x1U << DAC_CR_WAVE1_Pos) /*!< 0x00000040 */
5640 #define DAC_CR_WAVE1_1 (0x2U << DAC_CR_WAVE1_Pos) /*!< 0x00000080 */
5641
5642 #define DAC_CR_MAMP1_Pos (8U)
5643 #define DAC_CR_MAMP1_Msk (0xFU << DAC_CR_MAMP1_Pos) /*!< 0x00000F00 */
5644 #define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
5645 #define DAC_CR_MAMP1_0 (0x1U << DAC_CR_MAMP1_Pos) /*!< 0x00000100 */
5646 #define DAC_CR_MAMP1_1 (0x2U << DAC_CR_MAMP1_Pos) /*!< 0x00000200 */
5647 #define DAC_CR_MAMP1_2 (0x4U << DAC_CR_MAMP1_Pos) /*!< 0x00000400 */
5648 #define DAC_CR_MAMP1_3 (0x8U << DAC_CR_MAMP1_Pos) /*!< 0x00000800 */
5649
5650 #define DAC_CR_DMAEN1_Pos (12U)
5651 #define DAC_CR_DMAEN1_Msk (0x1U << DAC_CR_DMAEN1_Pos) /*!< 0x00001000 */
5652 #define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk /*!<DAC channel1 DMA enable */
5653 #define DAC_CR_DMAUDRIE1_Pos (13U)
5654 #define DAC_CR_DMAUDRIE1_Msk (0x1U << DAC_CR_DMAUDRIE1_Pos) /*!< 0x00002000 */
5655 #define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk /*!<DAC channel1 DMA underrun interrupt enable*/
5656 #define DAC_CR_EN2_Pos (16U)
5657 #define DAC_CR_EN2_Msk (0x1U << DAC_CR_EN2_Pos) /*!< 0x00010000 */
5658 #define DAC_CR_EN2 DAC_CR_EN2_Msk /*!<DAC channel2 enable */
5659 #define DAC_CR_BOFF2_Pos (17U)
5660 #define DAC_CR_BOFF2_Msk (0x1U << DAC_CR_BOFF2_Pos) /*!< 0x00020000 */
5661 #define DAC_CR_BOFF2 DAC_CR_BOFF2_Msk /*!<DAC channel2 output buffer disable */
5662 #define DAC_CR_TEN2_Pos (18U)
5663 #define DAC_CR_TEN2_Msk (0x1U << DAC_CR_TEN2_Pos) /*!< 0x00040000 */
5664 #define DAC_CR_TEN2 DAC_CR_TEN2_Msk /*!<DAC channel2 Trigger enable */
5665
5666 #define DAC_CR_TSEL2_Pos (19U)
5667 #define DAC_CR_TSEL2_Msk (0x7U << DAC_CR_TSEL2_Pos) /*!< 0x00380000 */
5668 #define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
5669 #define DAC_CR_TSEL2_0 (0x1U << DAC_CR_TSEL2_Pos) /*!< 0x00080000 */
5670 #define DAC_CR_TSEL2_1 (0x2U << DAC_CR_TSEL2_Pos) /*!< 0x00100000 */
5671 #define DAC_CR_TSEL2_2 (0x4U << DAC_CR_TSEL2_Pos) /*!< 0x00200000 */
5672
5673 #define DAC_CR_WAVE2_Pos (22U)
5674 #define DAC_CR_WAVE2_Msk (0x3U << DAC_CR_WAVE2_Pos) /*!< 0x00C00000 */
5675 #define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
5676 #define DAC_CR_WAVE2_0 (0x1U << DAC_CR_WAVE2_Pos) /*!< 0x00400000 */
5677 #define DAC_CR_WAVE2_1 (0x2U << DAC_CR_WAVE2_Pos) /*!< 0x00800000 */
5678
5679 #define DAC_CR_MAMP2_Pos (24U)
5680 #define DAC_CR_MAMP2_Msk (0xFU << DAC_CR_MAMP2_Pos) /*!< 0x0F000000 */
5681 #define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
5682 #define DAC_CR_MAMP2_0 (0x1U << DAC_CR_MAMP2_Pos) /*!< 0x01000000 */
5683 #define DAC_CR_MAMP2_1 (0x2U << DAC_CR_MAMP2_Pos) /*!< 0x02000000 */
5684 #define DAC_CR_MAMP2_2 (0x4U << DAC_CR_MAMP2_Pos) /*!< 0x04000000 */
5685 #define DAC_CR_MAMP2_3 (0x8U << DAC_CR_MAMP2_Pos) /*!< 0x08000000 */
5686
5687 #define DAC_CR_DMAEN2_Pos (28U)
5688 #define DAC_CR_DMAEN2_Msk (0x1U << DAC_CR_DMAEN2_Pos) /*!< 0x10000000 */
5689 #define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk /*!<DAC channel2 DMA enabled */
5690 #define DAC_CR_DMAUDRIE2_Pos (29U)
5691 #define DAC_CR_DMAUDRIE2_Msk (0x1U << DAC_CR_DMAUDRIE2_Pos) /*!< 0x20000000 */
5692 #define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk /*!<DAC channel2 DMA underrun interrupt enable*/
5693
5694 /***************** Bit definition for DAC_SWTRIGR register ******************/
5695 #define DAC_SWTRIGR_SWTRIG1_Pos (0U)
5696 #define DAC_SWTRIGR_SWTRIG1_Msk (0x1U << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */
5697 #define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*!<DAC channel1 software trigger */
5698 #define DAC_SWTRIGR_SWTRIG2_Pos (1U)
5699 #define DAC_SWTRIGR_SWTRIG2_Msk (0x1U << DAC_SWTRIGR_SWTRIG2_Pos) /*!< 0x00000002 */
5700 #define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk /*!<DAC channel2 software trigger */
5701
5702 /***************** Bit definition for DAC_DHR12R1 register ******************/
5703 #define DAC_DHR12R1_DACC1DHR_Pos (0U)
5704 #define DAC_DHR12R1_DACC1DHR_Msk (0xFFFU << DAC_DHR12R1_DACC1DHR_Pos) /*!< 0x00000FFF */
5705 #define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk /*!<DAC channel1 12-bit Right aligned data */
5706
5707 /***************** Bit definition for DAC_DHR12L1 register ******************/
5708 #define DAC_DHR12L1_DACC1DHR_Pos (4U)
5709 #define DAC_DHR12L1_DACC1DHR_Msk (0xFFFU << DAC_DHR12L1_DACC1DHR_Pos) /*!< 0x0000FFF0 */
5710 #define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk /*!<DAC channel1 12-bit Left aligned data */
5711
5712 /****************** Bit definition for DAC_DHR8R1 register ******************/
5713 #define DAC_DHR8R1_DACC1DHR_Pos (0U)
5714 #define DAC_DHR8R1_DACC1DHR_Msk (0xFFU << DAC_DHR8R1_DACC1DHR_Pos) /*!< 0x000000FF */
5715 #define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk /*!<DAC channel1 8-bit Right aligned data */
5716
5717 /***************** Bit definition for DAC_DHR12R2 register ******************/
5718 #define DAC_DHR12R2_DACC2DHR_Pos (0U)
5719 #define DAC_DHR12R2_DACC2DHR_Msk (0xFFFU << DAC_DHR12R2_DACC2DHR_Pos) /*!< 0x00000FFF */
5720 #define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk /*!<DAC channel2 12-bit Right aligned data */
5721
5722 /***************** Bit definition for DAC_DHR12L2 register ******************/
5723 #define DAC_DHR12L2_DACC2DHR_Pos (4U)
5724 #define DAC_DHR12L2_DACC2DHR_Msk (0xFFFU << DAC_DHR12L2_DACC2DHR_Pos) /*!< 0x0000FFF0 */
5725 #define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk /*!<DAC channel2 12-bit Left aligned data */
5726
5727 /****************** Bit definition for DAC_DHR8R2 register ******************/
5728 #define DAC_DHR8R2_DACC2DHR_Pos (0U)
5729 #define DAC_DHR8R2_DACC2DHR_Msk (0xFFU << DAC_DHR8R2_DACC2DHR_Pos) /*!< 0x000000FF */
5730 #define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk /*!<DAC channel2 8-bit Right aligned data */
5731
5732 /***************** Bit definition for DAC_DHR12RD register ******************/
5733 #define DAC_DHR12RD_DACC1DHR_Pos (0U)
5734 #define DAC_DHR12RD_DACC1DHR_Msk (0xFFFU << DAC_DHR12RD_DACC1DHR_Pos) /*!< 0x00000FFF */
5735 #define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk /*!<DAC channel1 12-bit Right aligned data */
5736 #define DAC_DHR12RD_DACC2DHR_Pos (16U)
5737 #define DAC_DHR12RD_DACC2DHR_Msk (0xFFFU << DAC_DHR12RD_DACC2DHR_Pos) /*!< 0x0FFF0000 */
5738 #define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk /*!<DAC channel2 12-bit Right aligned data */
5739
5740 /***************** Bit definition for DAC_DHR12LD register ******************/
5741 #define DAC_DHR12LD_DACC1DHR_Pos (4U)
5742 #define DAC_DHR12LD_DACC1DHR_Msk (0xFFFU << DAC_DHR12LD_DACC1DHR_Pos) /*!< 0x0000FFF0 */
5743 #define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk /*!<DAC channel1 12-bit Left aligned data */
5744 #define DAC_DHR12LD_DACC2DHR_Pos (20U)
5745 #define DAC_DHR12LD_DACC2DHR_Msk (0xFFFU << DAC_DHR12LD_DACC2DHR_Pos) /*!< 0xFFF00000 */
5746 #define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk /*!<DAC channel2 12-bit Left aligned data */
5747
5748 /****************** Bit definition for DAC_DHR8RD register ******************/
5749 #define DAC_DHR8RD_DACC1DHR_Pos (0U)
5750 #define DAC_DHR8RD_DACC1DHR_Msk (0xFFU << DAC_DHR8RD_DACC1DHR_Pos) /*!< 0x000000FF */
5751 #define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk /*!<DAC channel1 8-bit Right aligned data */
5752 #define DAC_DHR8RD_DACC2DHR_Pos (8U)
5753 #define DAC_DHR8RD_DACC2DHR_Msk (0xFFU << DAC_DHR8RD_DACC2DHR_Pos) /*!< 0x0000FF00 */
5754 #define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk /*!<DAC channel2 8-bit Right aligned data */
5755
5756 /******************* Bit definition for DAC_DOR1 register *******************/
5757 #define DAC_DOR1_DACC1DOR_Pos (0U)
5758 #define DAC_DOR1_DACC1DOR_Msk (0xFFFU << DAC_DOR1_DACC1DOR_Pos) /*!< 0x00000FFF */
5759 #define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk /*!<DAC channel1 data output */
5760
5761 /******************* Bit definition for DAC_DOR2 register *******************/
5762 #define DAC_DOR2_DACC2DOR_Pos (0U)
5763 #define DAC_DOR2_DACC2DOR_Msk (0xFFFU << DAC_DOR2_DACC2DOR_Pos) /*!< 0x00000FFF */
5764 #define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk /*!<DAC channel2 data output */
5765
5766 /******************** Bit definition for DAC_SR register ********************/
5767 #define DAC_SR_DMAUDR1_Pos (13U)
5768 #define DAC_SR_DMAUDR1_Msk (0x1U << DAC_SR_DMAUDR1_Pos) /*!< 0x00002000 */
5769 #define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk /*!<DAC channel1 DMA underrun flag */
5770 #define DAC_SR_DMAUDR2_Pos (29U)
5771 #define DAC_SR_DMAUDR2_Msk (0x1U << DAC_SR_DMAUDR2_Pos) /*!< 0x20000000 */
5772 #define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk /*!<DAC channel2 DMA underrun flag */
5773
5774 /******************************************************************************/
5775 /* */
5776 /* DCMI */
5777 /* */
5778 /******************************************************************************/
5779 /******************** Bits definition for DCMI_CR register ******************/
5780 #define DCMI_CR_CAPTURE_Pos (0U)
5781 #define DCMI_CR_CAPTURE_Msk (0x1U << DCMI_CR_CAPTURE_Pos) /*!< 0x00000001 */
5782 #define DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk
5783 #define DCMI_CR_CM_Pos (1U)
5784 #define DCMI_CR_CM_Msk (0x1U << DCMI_CR_CM_Pos) /*!< 0x00000002 */
5785 #define DCMI_CR_CM DCMI_CR_CM_Msk
5786 #define DCMI_CR_CROP_Pos (2U)
5787 #define DCMI_CR_CROP_Msk (0x1U << DCMI_CR_CROP_Pos) /*!< 0x00000004 */
5788 #define DCMI_CR_CROP DCMI_CR_CROP_Msk
5789 #define DCMI_CR_JPEG_Pos (3U)
5790 #define DCMI_CR_JPEG_Msk (0x1U << DCMI_CR_JPEG_Pos) /*!< 0x00000008 */
5791 #define DCMI_CR_JPEG DCMI_CR_JPEG_Msk
5792 #define DCMI_CR_ESS_Pos (4U)
5793 #define DCMI_CR_ESS_Msk (0x1U << DCMI_CR_ESS_Pos) /*!< 0x00000010 */
5794 #define DCMI_CR_ESS DCMI_CR_ESS_Msk
5795 #define DCMI_CR_PCKPOL_Pos (5U)
5796 #define DCMI_CR_PCKPOL_Msk (0x1U << DCMI_CR_PCKPOL_Pos) /*!< 0x00000020 */
5797 #define DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk
5798 #define DCMI_CR_HSPOL_Pos (6U)
5799 #define DCMI_CR_HSPOL_Msk (0x1U << DCMI_CR_HSPOL_Pos) /*!< 0x00000040 */
5800 #define DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk
5801 #define DCMI_CR_VSPOL_Pos (7U)
5802 #define DCMI_CR_VSPOL_Msk (0x1U << DCMI_CR_VSPOL_Pos) /*!< 0x00000080 */
5803 #define DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk
5804 #define DCMI_CR_FCRC_0 0x00000100U
5805 #define DCMI_CR_FCRC_1 0x00000200U
5806 #define DCMI_CR_EDM_0 0x00000400U
5807 #define DCMI_CR_EDM_1 0x00000800U
5808 #define DCMI_CR_OUTEN_Pos (13U)
5809 #define DCMI_CR_OUTEN_Msk (0x1U << DCMI_CR_OUTEN_Pos) /*!< 0x00002000 */
5810 #define DCMI_CR_OUTEN DCMI_CR_OUTEN_Msk
5811 #define DCMI_CR_ENABLE_Pos (14U)
5812 #define DCMI_CR_ENABLE_Msk (0x1U << DCMI_CR_ENABLE_Pos) /*!< 0x00004000 */
5813 #define DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk
5814 #define DCMI_CR_BSM_0 0x00010000U
5815 #define DCMI_CR_BSM_1 0x00020000U
5816 #define DCMI_CR_OEBS_Pos (18U)
5817 #define DCMI_CR_OEBS_Msk (0x1U << DCMI_CR_OEBS_Pos) /*!< 0x00040000 */
5818 #define DCMI_CR_OEBS DCMI_CR_OEBS_Msk
5819 #define DCMI_CR_LSM_Pos (19U)
5820 #define DCMI_CR_LSM_Msk (0x1U << DCMI_CR_LSM_Pos) /*!< 0x00080000 */
5821 #define DCMI_CR_LSM DCMI_CR_LSM_Msk
5822 #define DCMI_CR_OELS_Pos (20U)
5823 #define DCMI_CR_OELS_Msk (0x1U << DCMI_CR_OELS_Pos) /*!< 0x00100000 */
5824 #define DCMI_CR_OELS DCMI_CR_OELS_Msk
5825
5826 /******************** Bits definition for DCMI_SR register ******************/
5827 #define DCMI_SR_HSYNC_Pos (0U)
5828 #define DCMI_SR_HSYNC_Msk (0x1U << DCMI_SR_HSYNC_Pos) /*!< 0x00000001 */
5829 #define DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk
5830 #define DCMI_SR_VSYNC_Pos (1U)
5831 #define DCMI_SR_VSYNC_Msk (0x1U << DCMI_SR_VSYNC_Pos) /*!< 0x00000002 */
5832 #define DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk
5833 #define DCMI_SR_FNE_Pos (2U)
5834 #define DCMI_SR_FNE_Msk (0x1U << DCMI_SR_FNE_Pos) /*!< 0x00000004 */
5835 #define DCMI_SR_FNE DCMI_SR_FNE_Msk
5836
5837 /******************** Bits definition for DCMI_RIS register *****************/
5838 #define DCMI_RIS_FRAME_RIS_Pos (0U)
5839 #define DCMI_RIS_FRAME_RIS_Msk (0x1U << DCMI_RIS_FRAME_RIS_Pos) /*!< 0x00000001 */
5840 #define DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk
5841 #define DCMI_RIS_OVR_RIS_Pos (1U)
5842 #define DCMI_RIS_OVR_RIS_Msk (0x1U << DCMI_RIS_OVR_RIS_Pos) /*!< 0x00000002 */
5843 #define DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk
5844 #define DCMI_RIS_ERR_RIS_Pos (2U)
5845 #define DCMI_RIS_ERR_RIS_Msk (0x1U << DCMI_RIS_ERR_RIS_Pos) /*!< 0x00000004 */
5846 #define DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk
5847 #define DCMI_RIS_VSYNC_RIS_Pos (3U)
5848 #define DCMI_RIS_VSYNC_RIS_Msk (0x1U << DCMI_RIS_VSYNC_RIS_Pos) /*!< 0x00000008 */
5849 #define DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk
5850 #define DCMI_RIS_LINE_RIS_Pos (4U)
5851 #define DCMI_RIS_LINE_RIS_Msk (0x1U << DCMI_RIS_LINE_RIS_Pos) /*!< 0x00000010 */
5852 #define DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk
5853 /* Legacy defines */
5854 #define DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS
5855 #define DCMI_RISR_OVR_RIS DCMI_RIS_OVR_RIS
5856 #define DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS
5857 #define DCMI_RISR_VSYNC_RIS DCMI_RIS_VSYNC_RIS
5858 #define DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS
5859 #define DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS
5860
5861 /******************** Bits definition for DCMI_IER register *****************/
5862 #define DCMI_IER_FRAME_IE_Pos (0U)
5863 #define DCMI_IER_FRAME_IE_Msk (0x1U << DCMI_IER_FRAME_IE_Pos) /*!< 0x00000001 */
5864 #define DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk
5865 #define DCMI_IER_OVR_IE_Pos (1U)
5866 #define DCMI_IER_OVR_IE_Msk (0x1U << DCMI_IER_OVR_IE_Pos) /*!< 0x00000002 */
5867 #define DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk
5868 #define DCMI_IER_ERR_IE_Pos (2U)
5869 #define DCMI_IER_ERR_IE_Msk (0x1U << DCMI_IER_ERR_IE_Pos) /*!< 0x00000004 */
5870 #define DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk
5871 #define DCMI_IER_VSYNC_IE_Pos (3U)
5872 #define DCMI_IER_VSYNC_IE_Msk (0x1U << DCMI_IER_VSYNC_IE_Pos) /*!< 0x00000008 */
5873 #define DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk
5874 #define DCMI_IER_LINE_IE_Pos (4U)
5875 #define DCMI_IER_LINE_IE_Msk (0x1U << DCMI_IER_LINE_IE_Pos) /*!< 0x00000010 */
5876 #define DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk
5877 /* Legacy defines */
5878 #define DCMI_IER_OVF_IE DCMI_IER_OVR_IE
5879
5880 /******************** Bits definition for DCMI_MIS register *****************/
5881 #define DCMI_MIS_FRAME_MIS_Pos (0U)
5882 #define DCMI_MIS_FRAME_MIS_Msk (0x1U << DCMI_MIS_FRAME_MIS_Pos) /*!< 0x00000001 */
5883 #define DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk
5884 #define DCMI_MIS_OVR_MIS_Pos (1U)
5885 #define DCMI_MIS_OVR_MIS_Msk (0x1U << DCMI_MIS_OVR_MIS_Pos) /*!< 0x00000002 */
5886 #define DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk
5887 #define DCMI_MIS_ERR_MIS_Pos (2U)
5888 #define DCMI_MIS_ERR_MIS_Msk (0x1U << DCMI_MIS_ERR_MIS_Pos) /*!< 0x00000004 */
5889 #define DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk
5890 #define DCMI_MIS_VSYNC_MIS_Pos (3U)
5891 #define DCMI_MIS_VSYNC_MIS_Msk (0x1U << DCMI_MIS_VSYNC_MIS_Pos) /*!< 0x00000008 */
5892 #define DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk
5893 #define DCMI_MIS_LINE_MIS_Pos (4U)
5894 #define DCMI_MIS_LINE_MIS_Msk (0x1U << DCMI_MIS_LINE_MIS_Pos) /*!< 0x00000010 */
5895 #define DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk
5896
5897 /* Legacy defines */
5898 #define DCMI_MISR_FRAME_MIS DCMI_MIS_FRAME_MIS
5899 #define DCMI_MISR_OVF_MIS DCMI_MIS_OVR_MIS
5900 #define DCMI_MISR_ERR_MIS DCMI_MIS_ERR_MIS
5901 #define DCMI_MISR_VSYNC_MIS DCMI_MIS_VSYNC_MIS
5902 #define DCMI_MISR_LINE_MIS DCMI_MIS_LINE_MIS
5903
5904 /******************** Bits definition for DCMI_ICR register *****************/
5905 #define DCMI_ICR_FRAME_ISC_Pos (0U)
5906 #define DCMI_ICR_FRAME_ISC_Msk (0x1U << DCMI_ICR_FRAME_ISC_Pos) /*!< 0x00000001 */
5907 #define DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk
5908 #define DCMI_ICR_OVR_ISC_Pos (1U)
5909 #define DCMI_ICR_OVR_ISC_Msk (0x1U << DCMI_ICR_OVR_ISC_Pos) /*!< 0x00000002 */
5910 #define DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk
5911 #define DCMI_ICR_ERR_ISC_Pos (2U)
5912 #define DCMI_ICR_ERR_ISC_Msk (0x1U << DCMI_ICR_ERR_ISC_Pos) /*!< 0x00000004 */
5913 #define DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk
5914 #define DCMI_ICR_VSYNC_ISC_Pos (3U)
5915 #define DCMI_ICR_VSYNC_ISC_Msk (0x1U << DCMI_ICR_VSYNC_ISC_Pos) /*!< 0x00000008 */
5916 #define DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk
5917 #define DCMI_ICR_LINE_ISC_Pos (4U)
5918 #define DCMI_ICR_LINE_ISC_Msk (0x1U << DCMI_ICR_LINE_ISC_Pos) /*!< 0x00000010 */
5919 #define DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk
5920
5921 /* Legacy defines */
5922 #define DCMI_ICR_OVF_ISC DCMI_ICR_OVR_ISC
5923
5924 /******************** Bits definition for DCMI_ESCR register ******************/
5925 #define DCMI_ESCR_FSC_Pos (0U)
5926 #define DCMI_ESCR_FSC_Msk (0xFFU << DCMI_ESCR_FSC_Pos) /*!< 0x000000FF */
5927 #define DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk
5928 #define DCMI_ESCR_LSC_Pos (8U)
5929 #define DCMI_ESCR_LSC_Msk (0xFFU << DCMI_ESCR_LSC_Pos) /*!< 0x0000FF00 */
5930 #define DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk
5931 #define DCMI_ESCR_LEC_Pos (16U)
5932 #define DCMI_ESCR_LEC_Msk (0xFFU << DCMI_ESCR_LEC_Pos) /*!< 0x00FF0000 */
5933 #define DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk
5934 #define DCMI_ESCR_FEC_Pos (24U)
5935 #define DCMI_ESCR_FEC_Msk (0xFFU << DCMI_ESCR_FEC_Pos) /*!< 0xFF000000 */
5936 #define DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk
5937
5938 /******************** Bits definition for DCMI_ESUR register ******************/
5939 #define DCMI_ESUR_FSU_Pos (0U)
5940 #define DCMI_ESUR_FSU_Msk (0xFFU << DCMI_ESUR_FSU_Pos) /*!< 0x000000FF */
5941 #define DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk
5942 #define DCMI_ESUR_LSU_Pos (8U)
5943 #define DCMI_ESUR_LSU_Msk (0xFFU << DCMI_ESUR_LSU_Pos) /*!< 0x0000FF00 */
5944 #define DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk
5945 #define DCMI_ESUR_LEU_Pos (16U)
5946 #define DCMI_ESUR_LEU_Msk (0xFFU << DCMI_ESUR_LEU_Pos) /*!< 0x00FF0000 */
5947 #define DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk
5948 #define DCMI_ESUR_FEU_Pos (24U)
5949 #define DCMI_ESUR_FEU_Msk (0xFFU << DCMI_ESUR_FEU_Pos) /*!< 0xFF000000 */
5950 #define DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk
5951
5952 /******************** Bits definition for DCMI_CWSTRT register ******************/
5953 #define DCMI_CWSTRT_HOFFCNT_Pos (0U)
5954 #define DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFU << DCMI_CWSTRT_HOFFCNT_Pos) /*!< 0x00003FFF */
5955 #define DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk
5956 #define DCMI_CWSTRT_VST_Pos (16U)
5957 #define DCMI_CWSTRT_VST_Msk (0x1FFFU << DCMI_CWSTRT_VST_Pos) /*!< 0x1FFF0000 */
5958 #define DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk
5959
5960 /******************** Bits definition for DCMI_CWSIZE register ******************/
5961 #define DCMI_CWSIZE_CAPCNT_Pos (0U)
5962 #define DCMI_CWSIZE_CAPCNT_Msk (0x3FFFU << DCMI_CWSIZE_CAPCNT_Pos) /*!< 0x00003FFF */
5963 #define DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk
5964 #define DCMI_CWSIZE_VLINE_Pos (16U)
5965 #define DCMI_CWSIZE_VLINE_Msk (0x3FFFU << DCMI_CWSIZE_VLINE_Pos) /*!< 0x3FFF0000 */
5966 #define DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk
5967
5968 /******************** Bits definition for DCMI_DR register *********************/
5969 #define DCMI_DR_BYTE0_Pos (0U)
5970 #define DCMI_DR_BYTE0_Msk (0xFFU << DCMI_DR_BYTE0_Pos) /*!< 0x000000FF */
5971 #define DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk
5972 #define DCMI_DR_BYTE1_Pos (8U)
5973 #define DCMI_DR_BYTE1_Msk (0xFFU << DCMI_DR_BYTE1_Pos) /*!< 0x0000FF00 */
5974 #define DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk
5975 #define DCMI_DR_BYTE2_Pos (16U)
5976 #define DCMI_DR_BYTE2_Msk (0xFFU << DCMI_DR_BYTE2_Pos) /*!< 0x00FF0000 */
5977 #define DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk
5978 #define DCMI_DR_BYTE3_Pos (24U)
5979 #define DCMI_DR_BYTE3_Msk (0xFFU << DCMI_DR_BYTE3_Pos) /*!< 0xFF000000 */
5980 #define DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk
5981
5982 /******************************************************************************/
5983 /* */
5984 /* DMA Controller */
5985 /* */
5986 /******************************************************************************/
5987 /******************** Bits definition for DMA_SxCR register *****************/
5988 #define DMA_SxCR_CHSEL_Pos (25U)
5989 #define DMA_SxCR_CHSEL_Msk (0x7U << DMA_SxCR_CHSEL_Pos) /*!< 0x0E000000 */
5990 #define DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk
5991 #define DMA_SxCR_CHSEL_0 0x02000000U
5992 #define DMA_SxCR_CHSEL_1 0x04000000U
5993 #define DMA_SxCR_CHSEL_2 0x08000000U
5994 #define DMA_SxCR_MBURST_Pos (23U)
5995 #define DMA_SxCR_MBURST_Msk (0x3U << DMA_SxCR_MBURST_Pos) /*!< 0x01800000 */
5996 #define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk
5997 #define DMA_SxCR_MBURST_0 (0x1U << DMA_SxCR_MBURST_Pos) /*!< 0x00800000 */
5998 #define DMA_SxCR_MBURST_1 (0x2U << DMA_SxCR_MBURST_Pos) /*!< 0x01000000 */
5999 #define DMA_SxCR_PBURST_Pos (21U)
6000 #define DMA_SxCR_PBURST_Msk (0x3U << DMA_SxCR_PBURST_Pos) /*!< 0x00600000 */
6001 #define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk
6002 #define DMA_SxCR_PBURST_0 (0x1U << DMA_SxCR_PBURST_Pos) /*!< 0x00200000 */
6003 #define DMA_SxCR_PBURST_1 (0x2U << DMA_SxCR_PBURST_Pos) /*!< 0x00400000 */
6004 #define DMA_SxCR_CT_Pos (19U)
6005 #define DMA_SxCR_CT_Msk (0x1U << DMA_SxCR_CT_Pos) /*!< 0x00080000 */
6006 #define DMA_SxCR_CT DMA_SxCR_CT_Msk
6007 #define DMA_SxCR_DBM_Pos (18U)
6008 #define DMA_SxCR_DBM_Msk (0x1U << DMA_SxCR_DBM_Pos) /*!< 0x00040000 */
6009 #define DMA_SxCR_DBM DMA_SxCR_DBM_Msk
6010 #define DMA_SxCR_PL_Pos (16U)
6011 #define DMA_SxCR_PL_Msk (0x3U << DMA_SxCR_PL_Pos) /*!< 0x00030000 */
6012 #define DMA_SxCR_PL DMA_SxCR_PL_Msk
6013 #define DMA_SxCR_PL_0 (0x1U << DMA_SxCR_PL_Pos) /*!< 0x00010000 */
6014 #define DMA_SxCR_PL_1 (0x2U << DMA_SxCR_PL_Pos) /*!< 0x00020000 */
6015 #define DMA_SxCR_PINCOS_Pos (15U)
6016 #define DMA_SxCR_PINCOS_Msk (0x1U << DMA_SxCR_PINCOS_Pos) /*!< 0x00008000 */
6017 #define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk
6018 #define DMA_SxCR_MSIZE_Pos (13U)
6019 #define DMA_SxCR_MSIZE_Msk (0x3U << DMA_SxCR_MSIZE_Pos) /*!< 0x00006000 */
6020 #define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk
6021 #define DMA_SxCR_MSIZE_0 (0x1U << DMA_SxCR_MSIZE_Pos) /*!< 0x00002000 */
6022 #define DMA_SxCR_MSIZE_1 (0x2U << DMA_SxCR_MSIZE_Pos) /*!< 0x00004000 */
6023 #define DMA_SxCR_PSIZE_Pos (11U)
6024 #define DMA_SxCR_PSIZE_Msk (0x3U << DMA_SxCR_PSIZE_Pos) /*!< 0x00001800 */
6025 #define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk
6026 #define DMA_SxCR_PSIZE_0 (0x1U << DMA_SxCR_PSIZE_Pos) /*!< 0x00000800 */
6027 #define DMA_SxCR_PSIZE_1 (0x2U << DMA_SxCR_PSIZE_Pos) /*!< 0x00001000 */
6028 #define DMA_SxCR_MINC_Pos (10U)
6029 #define DMA_SxCR_MINC_Msk (0x1U << DMA_SxCR_MINC_Pos) /*!< 0x00000400 */
6030 #define DMA_SxCR_MINC DMA_SxCR_MINC_Msk
6031 #define DMA_SxCR_PINC_Pos (9U)
6032 #define DMA_SxCR_PINC_Msk (0x1U << DMA_SxCR_PINC_Pos) /*!< 0x00000200 */
6033 #define DMA_SxCR_PINC DMA_SxCR_PINC_Msk
6034 #define DMA_SxCR_CIRC_Pos (8U)
6035 #define DMA_SxCR_CIRC_Msk (0x1U << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
6036 #define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk
6037 #define DMA_SxCR_DIR_Pos (6U)
6038 #define DMA_SxCR_DIR_Msk (0x3U << DMA_SxCR_DIR_Pos) /*!< 0x000000C0 */
6039 #define DMA_SxCR_DIR DMA_SxCR_DIR_Msk
6040 #define DMA_SxCR_DIR_0 (0x1U << DMA_SxCR_DIR_Pos) /*!< 0x00000040 */
6041 #define DMA_SxCR_DIR_1 (0x2U << DMA_SxCR_DIR_Pos) /*!< 0x00000080 */
6042 #define DMA_SxCR_PFCTRL_Pos (5U)
6043 #define DMA_SxCR_PFCTRL_Msk (0x1U << DMA_SxCR_PFCTRL_Pos) /*!< 0x00000020 */
6044 #define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk
6045 #define DMA_SxCR_TCIE_Pos (4U)
6046 #define DMA_SxCR_TCIE_Msk (0x1U << DMA_SxCR_TCIE_Pos) /*!< 0x00000010 */
6047 #define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk
6048 #define DMA_SxCR_HTIE_Pos (3U)
6049 #define DMA_SxCR_HTIE_Msk (0x1U << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
6050 #define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk
6051 #define DMA_SxCR_TEIE_Pos (2U)
6052 #define DMA_SxCR_TEIE_Msk (0x1U << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
6053 #define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk
6054 #define DMA_SxCR_DMEIE_Pos (1U)
6055 #define DMA_SxCR_DMEIE_Msk (0x1U << DMA_SxCR_DMEIE_Pos) /*!< 0x00000002 */
6056 #define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk
6057 #define DMA_SxCR_EN_Pos (0U)
6058 #define DMA_SxCR_EN_Msk (0x1U << DMA_SxCR_EN_Pos) /*!< 0x00000001 */
6059 #define DMA_SxCR_EN DMA_SxCR_EN_Msk
6060
6061 /* Legacy defines */
6062 #define DMA_SxCR_ACK_Pos (20U)
6063 #define DMA_SxCR_ACK_Msk (0x1U << DMA_SxCR_ACK_Pos) /*!< 0x00100000 */
6064 #define DMA_SxCR_ACK DMA_SxCR_ACK_Msk
6065
6066 /******************** Bits definition for DMA_SxCNDTR register **************/
6067 #define DMA_SxNDT_Pos (0U)
6068 #define DMA_SxNDT_Msk (0xFFFFU << DMA_SxNDT_Pos) /*!< 0x0000FFFF */
6069 #define DMA_SxNDT DMA_SxNDT_Msk
6070 #define DMA_SxNDT_0 (0x0001U << DMA_SxNDT_Pos) /*!< 0x00000001 */
6071 #define DMA_SxNDT_1 (0x0002U << DMA_SxNDT_Pos) /*!< 0x00000002 */
6072 #define DMA_SxNDT_2 (0x0004U << DMA_SxNDT_Pos) /*!< 0x00000004 */
6073 #define DMA_SxNDT_3 (0x0008U << DMA_SxNDT_Pos) /*!< 0x00000008 */
6074 #define DMA_SxNDT_4 (0x0010U << DMA_SxNDT_Pos) /*!< 0x00000010 */
6075 #define DMA_SxNDT_5 (0x0020U << DMA_SxNDT_Pos) /*!< 0x00000020 */
6076 #define DMA_SxNDT_6 (0x0040U << DMA_SxNDT_Pos) /*!< 0x00000040 */
6077 #define DMA_SxNDT_7 (0x0080U << DMA_SxNDT_Pos) /*!< 0x00000080 */
6078 #define DMA_SxNDT_8 (0x0100U << DMA_SxNDT_Pos) /*!< 0x00000100 */
6079 #define DMA_SxNDT_9 (0x0200U << DMA_SxNDT_Pos) /*!< 0x00000200 */
6080 #define DMA_SxNDT_10 (0x0400U << DMA_SxNDT_Pos) /*!< 0x00000400 */
6081 #define DMA_SxNDT_11 (0x0800U << DMA_SxNDT_Pos) /*!< 0x00000800 */
6082 #define DMA_SxNDT_12 (0x1000U << DMA_SxNDT_Pos) /*!< 0x00001000 */
6083 #define DMA_SxNDT_13 (0x2000U << DMA_SxNDT_Pos) /*!< 0x00002000 */
6084 #define DMA_SxNDT_14 (0x4000U << DMA_SxNDT_Pos) /*!< 0x00004000 */
6085 #define DMA_SxNDT_15 (0x8000U << DMA_SxNDT_Pos) /*!< 0x00008000 */
6086
6087 /******************** Bits definition for DMA_SxFCR register ****************/
6088 #define DMA_SxFCR_FEIE_Pos (7U)
6089 #define DMA_SxFCR_FEIE_Msk (0x1U << DMA_SxFCR_FEIE_Pos) /*!< 0x00000080 */
6090 #define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk
6091 #define DMA_SxFCR_FS_Pos (3U)
6092 #define DMA_SxFCR_FS_Msk (0x7U << DMA_SxFCR_FS_Pos) /*!< 0x00000038 */
6093 #define DMA_SxFCR_FS DMA_SxFCR_FS_Msk
6094 #define DMA_SxFCR_FS_0 (0x1U << DMA_SxFCR_FS_Pos) /*!< 0x00000008 */
6095 #define DMA_SxFCR_FS_1 (0x2U << DMA_SxFCR_FS_Pos) /*!< 0x00000010 */
6096 #define DMA_SxFCR_FS_2 (0x4U << DMA_SxFCR_FS_Pos) /*!< 0x00000020 */
6097 #define DMA_SxFCR_DMDIS_Pos (2U)
6098 #define DMA_SxFCR_DMDIS_Msk (0x1U << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
6099 #define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk
6100 #define DMA_SxFCR_FTH_Pos (0U)
6101 #define DMA_SxFCR_FTH_Msk (0x3U << DMA_SxFCR_FTH_Pos) /*!< 0x00000003 */
6102 #define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk
6103 #define DMA_SxFCR_FTH_0 (0x1U << DMA_SxFCR_FTH_Pos) /*!< 0x00000001 */
6104 #define DMA_SxFCR_FTH_1 (0x2U << DMA_SxFCR_FTH_Pos) /*!< 0x00000002 */
6105
6106 /******************** Bits definition for DMA_LISR register *****************/
6107 #define DMA_LISR_TCIF3_Pos (27U)
6108 #define DMA_LISR_TCIF3_Msk (0x1U << DMA_LISR_TCIF3_Pos) /*!< 0x08000000 */
6109 #define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk
6110 #define DMA_LISR_HTIF3_Pos (26U)
6111 #define DMA_LISR_HTIF3_Msk (0x1U << DMA_LISR_HTIF3_Pos) /*!< 0x04000000 */
6112 #define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk
6113 #define DMA_LISR_TEIF3_Pos (25U)
6114 #define DMA_LISR_TEIF3_Msk (0x1U << DMA_LISR_TEIF3_Pos) /*!< 0x02000000 */
6115 #define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk
6116 #define DMA_LISR_DMEIF3_Pos (24U)
6117 #define DMA_LISR_DMEIF3_Msk (0x1U << DMA_LISR_DMEIF3_Pos) /*!< 0x01000000 */
6118 #define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk
6119 #define DMA_LISR_FEIF3_Pos (22U)
6120 #define DMA_LISR_FEIF3_Msk (0x1U << DMA_LISR_FEIF3_Pos) /*!< 0x00400000 */
6121 #define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk
6122 #define DMA_LISR_TCIF2_Pos (21U)
6123 #define DMA_LISR_TCIF2_Msk (0x1U << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
6124 #define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk
6125 #define DMA_LISR_HTIF2_Pos (20U)
6126 #define DMA_LISR_HTIF2_Msk (0x1U << DMA_LISR_HTIF2_Pos) /*!< 0x00100000 */
6127 #define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk
6128 #define DMA_LISR_TEIF2_Pos (19U)
6129 #define DMA_LISR_TEIF2_Msk (0x1U << DMA_LISR_TEIF2_Pos) /*!< 0x00080000 */
6130 #define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk
6131 #define DMA_LISR_DMEIF2_Pos (18U)
6132 #define DMA_LISR_DMEIF2_Msk (0x1U << DMA_LISR_DMEIF2_Pos) /*!< 0x00040000 */
6133 #define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk
6134 #define DMA_LISR_FEIF2_Pos (16U)
6135 #define DMA_LISR_FEIF2_Msk (0x1U << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
6136 #define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk
6137 #define DMA_LISR_TCIF1_Pos (11U)
6138 #define DMA_LISR_TCIF1_Msk (0x1U << DMA_LISR_TCIF1_Pos) /*!< 0x00000800 */
6139 #define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk
6140 #define DMA_LISR_HTIF1_Pos (10U)
6141 #define DMA_LISR_HTIF1_Msk (0x1U << DMA_LISR_HTIF1_Pos) /*!< 0x00000400 */
6142 #define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk
6143 #define DMA_LISR_TEIF1_Pos (9U)
6144 #define DMA_LISR_TEIF1_Msk (0x1U << DMA_LISR_TEIF1_Pos) /*!< 0x00000200 */
6145 #define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk
6146 #define DMA_LISR_DMEIF1_Pos (8U)
6147 #define DMA_LISR_DMEIF1_Msk (0x1U << DMA_LISR_DMEIF1_Pos) /*!< 0x00000100 */
6148 #define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk
6149 #define DMA_LISR_FEIF1_Pos (6U)
6150 #define DMA_LISR_FEIF1_Msk (0x1U << DMA_LISR_FEIF1_Pos) /*!< 0x00000040 */
6151 #define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk
6152 #define DMA_LISR_TCIF0_Pos (5U)
6153 #define DMA_LISR_TCIF0_Msk (0x1U << DMA_LISR_TCIF0_Pos) /*!< 0x00000020 */
6154 #define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk
6155 #define DMA_LISR_HTIF0_Pos (4U)
6156 #define DMA_LISR_HTIF0_Msk (0x1U << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
6157 #define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk
6158 #define DMA_LISR_TEIF0_Pos (3U)
6159 #define DMA_LISR_TEIF0_Msk (0x1U << DMA_LISR_TEIF0_Pos) /*!< 0x00000008 */
6160 #define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk
6161 #define DMA_LISR_DMEIF0_Pos (2U)
6162 #define DMA_LISR_DMEIF0_Msk (0x1U << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
6163 #define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk
6164 #define DMA_LISR_FEIF0_Pos (0U)
6165 #define DMA_LISR_FEIF0_Msk (0x1U << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
6166 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
6167
6168 /******************** Bits definition for DMA_HISR register *****************/
6169 #define DMA_HISR_TCIF7_Pos (27U)
6170 #define DMA_HISR_TCIF7_Msk (0x1U << DMA_HISR_TCIF7_Pos) /*!< 0x08000000 */
6171 #define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk
6172 #define DMA_HISR_HTIF7_Pos (26U)
6173 #define DMA_HISR_HTIF7_Msk (0x1U << DMA_HISR_HTIF7_Pos) /*!< 0x04000000 */
6174 #define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk
6175 #define DMA_HISR_TEIF7_Pos (25U)
6176 #define DMA_HISR_TEIF7_Msk (0x1U << DMA_HISR_TEIF7_Pos) /*!< 0x02000000 */
6177 #define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk
6178 #define DMA_HISR_DMEIF7_Pos (24U)
6179 #define DMA_HISR_DMEIF7_Msk (0x1U << DMA_HISR_DMEIF7_Pos) /*!< 0x01000000 */
6180 #define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk
6181 #define DMA_HISR_FEIF7_Pos (22U)
6182 #define DMA_HISR_FEIF7_Msk (0x1U << DMA_HISR_FEIF7_Pos) /*!< 0x00400000 */
6183 #define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk
6184 #define DMA_HISR_TCIF6_Pos (21U)
6185 #define DMA_HISR_TCIF6_Msk (0x1U << DMA_HISR_TCIF6_Pos) /*!< 0x00200000 */
6186 #define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk
6187 #define DMA_HISR_HTIF6_Pos (20U)
6188 #define DMA_HISR_HTIF6_Msk (0x1U << DMA_HISR_HTIF6_Pos) /*!< 0x00100000 */
6189 #define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk
6190 #define DMA_HISR_TEIF6_Pos (19U)
6191 #define DMA_HISR_TEIF6_Msk (0x1U << DMA_HISR_TEIF6_Pos) /*!< 0x00080000 */
6192 #define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk
6193 #define DMA_HISR_DMEIF6_Pos (18U)
6194 #define DMA_HISR_DMEIF6_Msk (0x1U << DMA_HISR_DMEIF6_Pos) /*!< 0x00040000 */
6195 #define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk
6196 #define DMA_HISR_FEIF6_Pos (16U)
6197 #define DMA_HISR_FEIF6_Msk (0x1U << DMA_HISR_FEIF6_Pos) /*!< 0x00010000 */
6198 #define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk
6199 #define DMA_HISR_TCIF5_Pos (11U)
6200 #define DMA_HISR_TCIF5_Msk (0x1U << DMA_HISR_TCIF5_Pos) /*!< 0x00000800 */
6201 #define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk
6202 #define DMA_HISR_HTIF5_Pos (10U)
6203 #define DMA_HISR_HTIF5_Msk (0x1U << DMA_HISR_HTIF5_Pos) /*!< 0x00000400 */
6204 #define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk
6205 #define DMA_HISR_TEIF5_Pos (9U)
6206 #define DMA_HISR_TEIF5_Msk (0x1U << DMA_HISR_TEIF5_Pos) /*!< 0x00000200 */
6207 #define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk
6208 #define DMA_HISR_DMEIF5_Pos (8U)
6209 #define DMA_HISR_DMEIF5_Msk (0x1U << DMA_HISR_DMEIF5_Pos) /*!< 0x00000100 */
6210 #define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk
6211 #define DMA_HISR_FEIF5_Pos (6U)
6212 #define DMA_HISR_FEIF5_Msk (0x1U << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */
6213 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
6214 #define DMA_HISR_TCIF4_Pos (5U)
6215 #define DMA_HISR_TCIF4_Msk (0x1U << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */
6216 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
6217 #define DMA_HISR_HTIF4_Pos (4U)
6218 #define DMA_HISR_HTIF4_Msk (0x1U << DMA_HISR_HTIF4_Pos) /*!< 0x00000010 */
6219 #define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk
6220 #define DMA_HISR_TEIF4_Pos (3U)
6221 #define DMA_HISR_TEIF4_Msk (0x1U << DMA_HISR_TEIF4_Pos) /*!< 0x00000008 */
6222 #define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk
6223 #define DMA_HISR_DMEIF4_Pos (2U)
6224 #define DMA_HISR_DMEIF4_Msk (0x1U << DMA_HISR_DMEIF4_Pos) /*!< 0x00000004 */
6225 #define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk
6226 #define DMA_HISR_FEIF4_Pos (0U)
6227 #define DMA_HISR_FEIF4_Msk (0x1U << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */
6228 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
6229
6230 /******************** Bits definition for DMA_LIFCR register ****************/
6231 #define DMA_LIFCR_CTCIF3_Pos (27U)
6232 #define DMA_LIFCR_CTCIF3_Msk (0x1U << DMA_LIFCR_CTCIF3_Pos) /*!< 0x08000000 */
6233 #define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk
6234 #define DMA_LIFCR_CHTIF3_Pos (26U)
6235 #define DMA_LIFCR_CHTIF3_Msk (0x1U << DMA_LIFCR_CHTIF3_Pos) /*!< 0x04000000 */
6236 #define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk
6237 #define DMA_LIFCR_CTEIF3_Pos (25U)
6238 #define DMA_LIFCR_CTEIF3_Msk (0x1U << DMA_LIFCR_CTEIF3_Pos) /*!< 0x02000000 */
6239 #define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk
6240 #define DMA_LIFCR_CDMEIF3_Pos (24U)
6241 #define DMA_LIFCR_CDMEIF3_Msk (0x1U << DMA_LIFCR_CDMEIF3_Pos) /*!< 0x01000000 */
6242 #define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk
6243 #define DMA_LIFCR_CFEIF3_Pos (22U)
6244 #define DMA_LIFCR_CFEIF3_Msk (0x1U << DMA_LIFCR_CFEIF3_Pos) /*!< 0x00400000 */
6245 #define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk
6246 #define DMA_LIFCR_CTCIF2_Pos (21U)
6247 #define DMA_LIFCR_CTCIF2_Msk (0x1U << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
6248 #define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk
6249 #define DMA_LIFCR_CHTIF2_Pos (20U)
6250 #define DMA_LIFCR_CHTIF2_Msk (0x1U << DMA_LIFCR_CHTIF2_Pos) /*!< 0x00100000 */
6251 #define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk
6252 #define DMA_LIFCR_CTEIF2_Pos (19U)
6253 #define DMA_LIFCR_CTEIF2_Msk (0x1U << DMA_LIFCR_CTEIF2_Pos) /*!< 0x00080000 */
6254 #define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk
6255 #define DMA_LIFCR_CDMEIF2_Pos (18U)
6256 #define DMA_LIFCR_CDMEIF2_Msk (0x1U << DMA_LIFCR_CDMEIF2_Pos) /*!< 0x00040000 */
6257 #define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk
6258 #define DMA_LIFCR_CFEIF2_Pos (16U)
6259 #define DMA_LIFCR_CFEIF2_Msk (0x1U << DMA_LIFCR_CFEIF2_Pos) /*!< 0x00010000 */
6260 #define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk
6261 #define DMA_LIFCR_CTCIF1_Pos (11U)
6262 #define DMA_LIFCR_CTCIF1_Msk (0x1U << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
6263 #define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk
6264 #define DMA_LIFCR_CHTIF1_Pos (10U)
6265 #define DMA_LIFCR_CHTIF1_Msk (0x1U << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
6266 #define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk
6267 #define DMA_LIFCR_CTEIF1_Pos (9U)
6268 #define DMA_LIFCR_CTEIF1_Msk (0x1U << DMA_LIFCR_CTEIF1_Pos) /*!< 0x00000200 */
6269 #define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk
6270 #define DMA_LIFCR_CDMEIF1_Pos (8U)
6271 #define DMA_LIFCR_CDMEIF1_Msk (0x1U << DMA_LIFCR_CDMEIF1_Pos) /*!< 0x00000100 */
6272 #define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk
6273 #define DMA_LIFCR_CFEIF1_Pos (6U)
6274 #define DMA_LIFCR_CFEIF1_Msk (0x1U << DMA_LIFCR_CFEIF1_Pos) /*!< 0x00000040 */
6275 #define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk
6276 #define DMA_LIFCR_CTCIF0_Pos (5U)
6277 #define DMA_LIFCR_CTCIF0_Msk (0x1U << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */
6278 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
6279 #define DMA_LIFCR_CHTIF0_Pos (4U)
6280 #define DMA_LIFCR_CHTIF0_Msk (0x1U << DMA_LIFCR_CHTIF0_Pos) /*!< 0x00000010 */
6281 #define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk
6282 #define DMA_LIFCR_CTEIF0_Pos (3U)
6283 #define DMA_LIFCR_CTEIF0_Msk (0x1U << DMA_LIFCR_CTEIF0_Pos) /*!< 0x00000008 */
6284 #define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk
6285 #define DMA_LIFCR_CDMEIF0_Pos (2U)
6286 #define DMA_LIFCR_CDMEIF0_Msk (0x1U << DMA_LIFCR_CDMEIF0_Pos) /*!< 0x00000004 */
6287 #define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk
6288 #define DMA_LIFCR_CFEIF0_Pos (0U)
6289 #define DMA_LIFCR_CFEIF0_Msk (0x1U << DMA_LIFCR_CFEIF0_Pos) /*!< 0x00000001 */
6290 #define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk
6291
6292 /******************** Bits definition for DMA_HIFCR register ****************/
6293 #define DMA_HIFCR_CTCIF7_Pos (27U)
6294 #define DMA_HIFCR_CTCIF7_Msk (0x1U << DMA_HIFCR_CTCIF7_Pos) /*!< 0x08000000 */
6295 #define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk
6296 #define DMA_HIFCR_CHTIF7_Pos (26U)
6297 #define DMA_HIFCR_CHTIF7_Msk (0x1U << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
6298 #define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk
6299 #define DMA_HIFCR_CTEIF7_Pos (25U)
6300 #define DMA_HIFCR_CTEIF7_Msk (0x1U << DMA_HIFCR_CTEIF7_Pos) /*!< 0x02000000 */
6301 #define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk
6302 #define DMA_HIFCR_CDMEIF7_Pos (24U)
6303 #define DMA_HIFCR_CDMEIF7_Msk (0x1U << DMA_HIFCR_CDMEIF7_Pos) /*!< 0x01000000 */
6304 #define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk
6305 #define DMA_HIFCR_CFEIF7_Pos (22U)
6306 #define DMA_HIFCR_CFEIF7_Msk (0x1U << DMA_HIFCR_CFEIF7_Pos) /*!< 0x00400000 */
6307 #define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk
6308 #define DMA_HIFCR_CTCIF6_Pos (21U)
6309 #define DMA_HIFCR_CTCIF6_Msk (0x1U << DMA_HIFCR_CTCIF6_Pos) /*!< 0x00200000 */
6310 #define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk
6311 #define DMA_HIFCR_CHTIF6_Pos (20U)
6312 #define DMA_HIFCR_CHTIF6_Msk (0x1U << DMA_HIFCR_CHTIF6_Pos) /*!< 0x00100000 */
6313 #define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk
6314 #define DMA_HIFCR_CTEIF6_Pos (19U)
6315 #define DMA_HIFCR_CTEIF6_Msk (0x1U << DMA_HIFCR_CTEIF6_Pos) /*!< 0x00080000 */
6316 #define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk
6317 #define DMA_HIFCR_CDMEIF6_Pos (18U)
6318 #define DMA_HIFCR_CDMEIF6_Msk (0x1U << DMA_HIFCR_CDMEIF6_Pos) /*!< 0x00040000 */
6319 #define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk
6320 #define DMA_HIFCR_CFEIF6_Pos (16U)
6321 #define DMA_HIFCR_CFEIF6_Msk (0x1U << DMA_HIFCR_CFEIF6_Pos) /*!< 0x00010000 */
6322 #define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk
6323 #define DMA_HIFCR_CTCIF5_Pos (11U)
6324 #define DMA_HIFCR_CTCIF5_Msk (0x1U << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
6325 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
6326 #define DMA_HIFCR_CHTIF5_Pos (10U)
6327 #define DMA_HIFCR_CHTIF5_Msk (0x1U << DMA_HIFCR_CHTIF5_Pos) /*!< 0x00000400 */
6328 #define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk
6329 #define DMA_HIFCR_CTEIF5_Pos (9U)
6330 #define DMA_HIFCR_CTEIF5_Msk (0x1U << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
6331 #define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk
6332 #define DMA_HIFCR_CDMEIF5_Pos (8U)
6333 #define DMA_HIFCR_CDMEIF5_Msk (0x1U << DMA_HIFCR_CDMEIF5_Pos) /*!< 0x00000100 */
6334 #define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk
6335 #define DMA_HIFCR_CFEIF5_Pos (6U)
6336 #define DMA_HIFCR_CFEIF5_Msk (0x1U << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
6337 #define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk
6338 #define DMA_HIFCR_CTCIF4_Pos (5U)
6339 #define DMA_HIFCR_CTCIF4_Msk (0x1U << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
6340 #define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk
6341 #define DMA_HIFCR_CHTIF4_Pos (4U)
6342 #define DMA_HIFCR_CHTIF4_Msk (0x1U << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
6343 #define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk
6344 #define DMA_HIFCR_CTEIF4_Pos (3U)
6345 #define DMA_HIFCR_CTEIF4_Msk (0x1U << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
6346 #define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk
6347 #define DMA_HIFCR_CDMEIF4_Pos (2U)
6348 #define DMA_HIFCR_CDMEIF4_Msk (0x1U << DMA_HIFCR_CDMEIF4_Pos) /*!< 0x00000004 */
6349 #define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk
6350 #define DMA_HIFCR_CFEIF4_Pos (0U)
6351 #define DMA_HIFCR_CFEIF4_Msk (0x1U << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
6352 #define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk
6353
6354 /****************** Bit definition for DMA_SxPAR register ********************/
6355 #define DMA_SxPAR_PA_Pos (0U)
6356 #define DMA_SxPAR_PA_Msk (0xFFFFFFFFU << DMA_SxPAR_PA_Pos) /*!< 0xFFFFFFFF */
6357 #define DMA_SxPAR_PA DMA_SxPAR_PA_Msk /*!< Peripheral Address */
6358
6359 /****************** Bit definition for DMA_SxM0AR register ********************/
6360 #define DMA_SxM0AR_M0A_Pos (0U)
6361 #define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFU << DMA_SxM0AR_M0A_Pos) /*!< 0xFFFFFFFF */
6362 #define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk /*!< Memory Address */
6363
6364 /****************** Bit definition for DMA_SxM1AR register ********************/
6365 #define DMA_SxM1AR_M1A_Pos (0U)
6366 #define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFU << DMA_SxM1AR_M1A_Pos) /*!< 0xFFFFFFFF */
6367 #define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk /*!< Memory Address */
6368
6369
6370 /******************************************************************************/
6371 /* */
6372 /* External Interrupt/Event Controller */
6373 /* */
6374 /******************************************************************************/
6375 /******************* Bit definition for EXTI_IMR register *******************/
6376 #define EXTI_IMR_MR0_Pos (0U)
6377 #define EXTI_IMR_MR0_Msk (0x1U << EXTI_IMR_MR0_Pos) /*!< 0x00000001 */
6378 #define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk /*!< Interrupt Mask on line 0 */
6379 #define EXTI_IMR_MR1_Pos (1U)
6380 #define EXTI_IMR_MR1_Msk (0x1U << EXTI_IMR_MR1_Pos) /*!< 0x00000002 */
6381 #define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk /*!< Interrupt Mask on line 1 */
6382 #define EXTI_IMR_MR2_Pos (2U)
6383 #define EXTI_IMR_MR2_Msk (0x1U << EXTI_IMR_MR2_Pos) /*!< 0x00000004 */
6384 #define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk /*!< Interrupt Mask on line 2 */
6385 #define EXTI_IMR_MR3_Pos (3U)
6386 #define EXTI_IMR_MR3_Msk (0x1U << EXTI_IMR_MR3_Pos) /*!< 0x00000008 */
6387 #define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk /*!< Interrupt Mask on line 3 */
6388 #define EXTI_IMR_MR4_Pos (4U)
6389 #define EXTI_IMR_MR4_Msk (0x1U << EXTI_IMR_MR4_Pos) /*!< 0x00000010 */
6390 #define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk /*!< Interrupt Mask on line 4 */
6391 #define EXTI_IMR_MR5_Pos (5U)
6392 #define EXTI_IMR_MR5_Msk (0x1U << EXTI_IMR_MR5_Pos) /*!< 0x00000020 */
6393 #define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk /*!< Interrupt Mask on line 5 */
6394 #define EXTI_IMR_MR6_Pos (6U)
6395 #define EXTI_IMR_MR6_Msk (0x1U << EXTI_IMR_MR6_Pos) /*!< 0x00000040 */
6396 #define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk /*!< Interrupt Mask on line 6 */
6397 #define EXTI_IMR_MR7_Pos (7U)
6398 #define EXTI_IMR_MR7_Msk (0x1U << EXTI_IMR_MR7_Pos) /*!< 0x00000080 */
6399 #define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk /*!< Interrupt Mask on line 7 */
6400 #define EXTI_IMR_MR8_Pos (8U)
6401 #define EXTI_IMR_MR8_Msk (0x1U << EXTI_IMR_MR8_Pos) /*!< 0x00000100 */
6402 #define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk /*!< Interrupt Mask on line 8 */
6403 #define EXTI_IMR_MR9_Pos (9U)
6404 #define EXTI_IMR_MR9_Msk (0x1U << EXTI_IMR_MR9_Pos) /*!< 0x00000200 */
6405 #define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk /*!< Interrupt Mask on line 9 */
6406 #define EXTI_IMR_MR10_Pos (10U)
6407 #define EXTI_IMR_MR10_Msk (0x1U << EXTI_IMR_MR10_Pos) /*!< 0x00000400 */
6408 #define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk /*!< Interrupt Mask on line 10 */
6409 #define EXTI_IMR_MR11_Pos (11U)
6410 #define EXTI_IMR_MR11_Msk (0x1U << EXTI_IMR_MR11_Pos) /*!< 0x00000800 */
6411 #define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk /*!< Interrupt Mask on line 11 */
6412 #define EXTI_IMR_MR12_Pos (12U)
6413 #define EXTI_IMR_MR12_Msk (0x1U << EXTI_IMR_MR12_Pos) /*!< 0x00001000 */
6414 #define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk /*!< Interrupt Mask on line 12 */
6415 #define EXTI_IMR_MR13_Pos (13U)
6416 #define EXTI_IMR_MR13_Msk (0x1U << EXTI_IMR_MR13_Pos) /*!< 0x00002000 */
6417 #define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk /*!< Interrupt Mask on line 13 */
6418 #define EXTI_IMR_MR14_Pos (14U)
6419 #define EXTI_IMR_MR14_Msk (0x1U << EXTI_IMR_MR14_Pos) /*!< 0x00004000 */
6420 #define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk /*!< Interrupt Mask on line 14 */
6421 #define EXTI_IMR_MR15_Pos (15U)
6422 #define EXTI_IMR_MR15_Msk (0x1U << EXTI_IMR_MR15_Pos) /*!< 0x00008000 */
6423 #define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk /*!< Interrupt Mask on line 15 */
6424 #define EXTI_IMR_MR16_Pos (16U)
6425 #define EXTI_IMR_MR16_Msk (0x1U << EXTI_IMR_MR16_Pos) /*!< 0x00010000 */
6426 #define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk /*!< Interrupt Mask on line 16 */
6427 #define EXTI_IMR_MR17_Pos (17U)
6428 #define EXTI_IMR_MR17_Msk (0x1U << EXTI_IMR_MR17_Pos) /*!< 0x00020000 */
6429 #define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk /*!< Interrupt Mask on line 17 */
6430 #define EXTI_IMR_MR18_Pos (18U)
6431 #define EXTI_IMR_MR18_Msk (0x1U << EXTI_IMR_MR18_Pos) /*!< 0x00040000 */
6432 #define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk /*!< Interrupt Mask on line 18 */
6433 #define EXTI_IMR_MR19_Pos (19U)
6434 #define EXTI_IMR_MR19_Msk (0x1U << EXTI_IMR_MR19_Pos) /*!< 0x00080000 */
6435 #define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk /*!< Interrupt Mask on line 19 */
6436 #define EXTI_IMR_MR20_Pos (20U)
6437 #define EXTI_IMR_MR20_Msk (0x1U << EXTI_IMR_MR20_Pos) /*!< 0x00100000 */
6438 #define EXTI_IMR_MR20 EXTI_IMR_MR20_Msk /*!< Interrupt Mask on line 20 */
6439 #define EXTI_IMR_MR21_Pos (21U)
6440 #define EXTI_IMR_MR21_Msk (0x1U << EXTI_IMR_MR21_Pos) /*!< 0x00200000 */
6441 #define EXTI_IMR_MR21 EXTI_IMR_MR21_Msk /*!< Interrupt Mask on line 21 */
6442 #define EXTI_IMR_MR22_Pos (22U)
6443 #define EXTI_IMR_MR22_Msk (0x1U << EXTI_IMR_MR22_Pos) /*!< 0x00400000 */
6444 #define EXTI_IMR_MR22 EXTI_IMR_MR22_Msk /*!< Interrupt Mask on line 22 */
6445
6446 /* Reference Defines */
6447 #define EXTI_IMR_IM0 EXTI_IMR_MR0
6448 #define EXTI_IMR_IM1 EXTI_IMR_MR1
6449 #define EXTI_IMR_IM2 EXTI_IMR_MR2
6450 #define EXTI_IMR_IM3 EXTI_IMR_MR3
6451 #define EXTI_IMR_IM4 EXTI_IMR_MR4
6452 #define EXTI_IMR_IM5 EXTI_IMR_MR5
6453 #define EXTI_IMR_IM6 EXTI_IMR_MR6
6454 #define EXTI_IMR_IM7 EXTI_IMR_MR7
6455 #define EXTI_IMR_IM8 EXTI_IMR_MR8
6456 #define EXTI_IMR_IM9 EXTI_IMR_MR9
6457 #define EXTI_IMR_IM10 EXTI_IMR_MR10
6458 #define EXTI_IMR_IM11 EXTI_IMR_MR11
6459 #define EXTI_IMR_IM12 EXTI_IMR_MR12
6460 #define EXTI_IMR_IM13 EXTI_IMR_MR13
6461 #define EXTI_IMR_IM14 EXTI_IMR_MR14
6462 #define EXTI_IMR_IM15 EXTI_IMR_MR15
6463 #define EXTI_IMR_IM16 EXTI_IMR_MR16
6464 #define EXTI_IMR_IM17 EXTI_IMR_MR17
6465 #define EXTI_IMR_IM18 EXTI_IMR_MR18
6466 #define EXTI_IMR_IM19 EXTI_IMR_MR19
6467 #define EXTI_IMR_IM20 EXTI_IMR_MR20
6468 #define EXTI_IMR_IM21 EXTI_IMR_MR21
6469 #define EXTI_IMR_IM22 EXTI_IMR_MR22
6470 #define EXTI_IMR_IM_Pos (0U)
6471 #define EXTI_IMR_IM_Msk (0x7FFFFFU << EXTI_IMR_IM_Pos) /*!< 0x007FFFFF */
6472 #define EXTI_IMR_IM EXTI_IMR_IM_Msk /*!< Interrupt Mask All */
6473
6474 /******************* Bit definition for EXTI_EMR register *******************/
6475 #define EXTI_EMR_MR0_Pos (0U)
6476 #define EXTI_EMR_MR0_Msk (0x1U << EXTI_EMR_MR0_Pos) /*!< 0x00000001 */
6477 #define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk /*!< Event Mask on line 0 */
6478 #define EXTI_EMR_MR1_Pos (1U)
6479 #define EXTI_EMR_MR1_Msk (0x1U << EXTI_EMR_MR1_Pos) /*!< 0x00000002 */
6480 #define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk /*!< Event Mask on line 1 */
6481 #define EXTI_EMR_MR2_Pos (2U)
6482 #define EXTI_EMR_MR2_Msk (0x1U << EXTI_EMR_MR2_Pos) /*!< 0x00000004 */
6483 #define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk /*!< Event Mask on line 2 */
6484 #define EXTI_EMR_MR3_Pos (3U)
6485 #define EXTI_EMR_MR3_Msk (0x1U << EXTI_EMR_MR3_Pos) /*!< 0x00000008 */
6486 #define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk /*!< Event Mask on line 3 */
6487 #define EXTI_EMR_MR4_Pos (4U)
6488 #define EXTI_EMR_MR4_Msk (0x1U << EXTI_EMR_MR4_Pos) /*!< 0x00000010 */
6489 #define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk /*!< Event Mask on line 4 */
6490 #define EXTI_EMR_MR5_Pos (5U)
6491 #define EXTI_EMR_MR5_Msk (0x1U << EXTI_EMR_MR5_Pos) /*!< 0x00000020 */
6492 #define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk /*!< Event Mask on line 5 */
6493 #define EXTI_EMR_MR6_Pos (6U)
6494 #define EXTI_EMR_MR6_Msk (0x1U << EXTI_EMR_MR6_Pos) /*!< 0x00000040 */
6495 #define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk /*!< Event Mask on line 6 */
6496 #define EXTI_EMR_MR7_Pos (7U)
6497 #define EXTI_EMR_MR7_Msk (0x1U << EXTI_EMR_MR7_Pos) /*!< 0x00000080 */
6498 #define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk /*!< Event Mask on line 7 */
6499 #define EXTI_EMR_MR8_Pos (8U)
6500 #define EXTI_EMR_MR8_Msk (0x1U << EXTI_EMR_MR8_Pos) /*!< 0x00000100 */
6501 #define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk /*!< Event Mask on line 8 */
6502 #define EXTI_EMR_MR9_Pos (9U)
6503 #define EXTI_EMR_MR9_Msk (0x1U << EXTI_EMR_MR9_Pos) /*!< 0x00000200 */
6504 #define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk /*!< Event Mask on line 9 */
6505 #define EXTI_EMR_MR10_Pos (10U)
6506 #define EXTI_EMR_MR10_Msk (0x1U << EXTI_EMR_MR10_Pos) /*!< 0x00000400 */
6507 #define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk /*!< Event Mask on line 10 */
6508 #define EXTI_EMR_MR11_Pos (11U)
6509 #define EXTI_EMR_MR11_Msk (0x1U << EXTI_EMR_MR11_Pos) /*!< 0x00000800 */
6510 #define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk /*!< Event Mask on line 11 */
6511 #define EXTI_EMR_MR12_Pos (12U)
6512 #define EXTI_EMR_MR12_Msk (0x1U << EXTI_EMR_MR12_Pos) /*!< 0x00001000 */
6513 #define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk /*!< Event Mask on line 12 */
6514 #define EXTI_EMR_MR13_Pos (13U)
6515 #define EXTI_EMR_MR13_Msk (0x1U << EXTI_EMR_MR13_Pos) /*!< 0x00002000 */
6516 #define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk /*!< Event Mask on line 13 */
6517 #define EXTI_EMR_MR14_Pos (14U)
6518 #define EXTI_EMR_MR14_Msk (0x1U << EXTI_EMR_MR14_Pos) /*!< 0x00004000 */
6519 #define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk /*!< Event Mask on line 14 */
6520 #define EXTI_EMR_MR15_Pos (15U)
6521 #define EXTI_EMR_MR15_Msk (0x1U << EXTI_EMR_MR15_Pos) /*!< 0x00008000 */
6522 #define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk /*!< Event Mask on line 15 */
6523 #define EXTI_EMR_MR16_Pos (16U)
6524 #define EXTI_EMR_MR16_Msk (0x1U << EXTI_EMR_MR16_Pos) /*!< 0x00010000 */
6525 #define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk /*!< Event Mask on line 16 */
6526 #define EXTI_EMR_MR17_Pos (17U)
6527 #define EXTI_EMR_MR17_Msk (0x1U << EXTI_EMR_MR17_Pos) /*!< 0x00020000 */
6528 #define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk /*!< Event Mask on line 17 */
6529 #define EXTI_EMR_MR18_Pos (18U)
6530 #define EXTI_EMR_MR18_Msk (0x1U << EXTI_EMR_MR18_Pos) /*!< 0x00040000 */
6531 #define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk /*!< Event Mask on line 18 */
6532 #define EXTI_EMR_MR19_Pos (19U)
6533 #define EXTI_EMR_MR19_Msk (0x1U << EXTI_EMR_MR19_Pos) /*!< 0x00080000 */
6534 #define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk /*!< Event Mask on line 19 */
6535 #define EXTI_EMR_MR20_Pos (20U)
6536 #define EXTI_EMR_MR20_Msk (0x1U << EXTI_EMR_MR20_Pos) /*!< 0x00100000 */
6537 #define EXTI_EMR_MR20 EXTI_EMR_MR20_Msk /*!< Event Mask on line 20 */
6538 #define EXTI_EMR_MR21_Pos (21U)
6539 #define EXTI_EMR_MR21_Msk (0x1U << EXTI_EMR_MR21_Pos) /*!< 0x00200000 */
6540 #define EXTI_EMR_MR21 EXTI_EMR_MR21_Msk /*!< Event Mask on line 21 */
6541 #define EXTI_EMR_MR22_Pos (22U)
6542 #define EXTI_EMR_MR22_Msk (0x1U << EXTI_EMR_MR22_Pos) /*!< 0x00400000 */
6543 #define EXTI_EMR_MR22 EXTI_EMR_MR22_Msk /*!< Event Mask on line 22 */
6544
6545 /* Reference Defines */
6546 #define EXTI_EMR_EM0 EXTI_EMR_MR0
6547 #define EXTI_EMR_EM1 EXTI_EMR_MR1
6548 #define EXTI_EMR_EM2 EXTI_EMR_MR2
6549 #define EXTI_EMR_EM3 EXTI_EMR_MR3
6550 #define EXTI_EMR_EM4 EXTI_EMR_MR4
6551 #define EXTI_EMR_EM5 EXTI_EMR_MR5
6552 #define EXTI_EMR_EM6 EXTI_EMR_MR6
6553 #define EXTI_EMR_EM7 EXTI_EMR_MR7
6554 #define EXTI_EMR_EM8 EXTI_EMR_MR8
6555 #define EXTI_EMR_EM9 EXTI_EMR_MR9
6556 #define EXTI_EMR_EM10 EXTI_EMR_MR10
6557 #define EXTI_EMR_EM11 EXTI_EMR_MR11
6558 #define EXTI_EMR_EM12 EXTI_EMR_MR12
6559 #define EXTI_EMR_EM13 EXTI_EMR_MR13
6560 #define EXTI_EMR_EM14 EXTI_EMR_MR14
6561 #define EXTI_EMR_EM15 EXTI_EMR_MR15
6562 #define EXTI_EMR_EM16 EXTI_EMR_MR16
6563 #define EXTI_EMR_EM17 EXTI_EMR_MR17
6564 #define EXTI_EMR_EM18 EXTI_EMR_MR18
6565 #define EXTI_EMR_EM19 EXTI_EMR_MR19
6566 #define EXTI_EMR_EM20 EXTI_EMR_MR20
6567 #define EXTI_EMR_EM21 EXTI_EMR_MR21
6568 #define EXTI_EMR_EM22 EXTI_EMR_MR22
6569
6570 /****************** Bit definition for EXTI_RTSR register *******************/
6571 #define EXTI_RTSR_TR0_Pos (0U)
6572 #define EXTI_RTSR_TR0_Msk (0x1U << EXTI_RTSR_TR0_Pos) /*!< 0x00000001 */
6573 #define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk /*!< Rising trigger event configuration bit of line 0 */
6574 #define EXTI_RTSR_TR1_Pos (1U)
6575 #define EXTI_RTSR_TR1_Msk (0x1U << EXTI_RTSR_TR1_Pos) /*!< 0x00000002 */
6576 #define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk /*!< Rising trigger event configuration bit of line 1 */
6577 #define EXTI_RTSR_TR2_Pos (2U)
6578 #define EXTI_RTSR_TR2_Msk (0x1U << EXTI_RTSR_TR2_Pos) /*!< 0x00000004 */
6579 #define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk /*!< Rising trigger event configuration bit of line 2 */
6580 #define EXTI_RTSR_TR3_Pos (3U)
6581 #define EXTI_RTSR_TR3_Msk (0x1U << EXTI_RTSR_TR3_Pos) /*!< 0x00000008 */
6582 #define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk /*!< Rising trigger event configuration bit of line 3 */
6583 #define EXTI_RTSR_TR4_Pos (4U)
6584 #define EXTI_RTSR_TR4_Msk (0x1U << EXTI_RTSR_TR4_Pos) /*!< 0x00000010 */
6585 #define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk /*!< Rising trigger event configuration bit of line 4 */
6586 #define EXTI_RTSR_TR5_Pos (5U)
6587 #define EXTI_RTSR_TR5_Msk (0x1U << EXTI_RTSR_TR5_Pos) /*!< 0x00000020 */
6588 #define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk /*!< Rising trigger event configuration bit of line 5 */
6589 #define EXTI_RTSR_TR6_Pos (6U)
6590 #define EXTI_RTSR_TR6_Msk (0x1U << EXTI_RTSR_TR6_Pos) /*!< 0x00000040 */
6591 #define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk /*!< Rising trigger event configuration bit of line 6 */
6592 #define EXTI_RTSR_TR7_Pos (7U)
6593 #define EXTI_RTSR_TR7_Msk (0x1U << EXTI_RTSR_TR7_Pos) /*!< 0x00000080 */
6594 #define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk /*!< Rising trigger event configuration bit of line 7 */
6595 #define EXTI_RTSR_TR8_Pos (8U)
6596 #define EXTI_RTSR_TR8_Msk (0x1U << EXTI_RTSR_TR8_Pos) /*!< 0x00000100 */
6597 #define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk /*!< Rising trigger event configuration bit of line 8 */
6598 #define EXTI_RTSR_TR9_Pos (9U)
6599 #define EXTI_RTSR_TR9_Msk (0x1U << EXTI_RTSR_TR9_Pos) /*!< 0x00000200 */
6600 #define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk /*!< Rising trigger event configuration bit of line 9 */
6601 #define EXTI_RTSR_TR10_Pos (10U)
6602 #define EXTI_RTSR_TR10_Msk (0x1U << EXTI_RTSR_TR10_Pos) /*!< 0x00000400 */
6603 #define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk /*!< Rising trigger event configuration bit of line 10 */
6604 #define EXTI_RTSR_TR11_Pos (11U)
6605 #define EXTI_RTSR_TR11_Msk (0x1U << EXTI_RTSR_TR11_Pos) /*!< 0x00000800 */
6606 #define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk /*!< Rising trigger event configuration bit of line 11 */
6607 #define EXTI_RTSR_TR12_Pos (12U)
6608 #define EXTI_RTSR_TR12_Msk (0x1U << EXTI_RTSR_TR12_Pos) /*!< 0x00001000 */
6609 #define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk /*!< Rising trigger event configuration bit of line 12 */
6610 #define EXTI_RTSR_TR13_Pos (13U)
6611 #define EXTI_RTSR_TR13_Msk (0x1U << EXTI_RTSR_TR13_Pos) /*!< 0x00002000 */
6612 #define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk /*!< Rising trigger event configuration bit of line 13 */
6613 #define EXTI_RTSR_TR14_Pos (14U)
6614 #define EXTI_RTSR_TR14_Msk (0x1U << EXTI_RTSR_TR14_Pos) /*!< 0x00004000 */
6615 #define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk /*!< Rising trigger event configuration bit of line 14 */
6616 #define EXTI_RTSR_TR15_Pos (15U)
6617 #define EXTI_RTSR_TR15_Msk (0x1U << EXTI_RTSR_TR15_Pos) /*!< 0x00008000 */
6618 #define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk /*!< Rising trigger event configuration bit of line 15 */
6619 #define EXTI_RTSR_TR16_Pos (16U)
6620 #define EXTI_RTSR_TR16_Msk (0x1U << EXTI_RTSR_TR16_Pos) /*!< 0x00010000 */
6621 #define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk /*!< Rising trigger event configuration bit of line 16 */
6622 #define EXTI_RTSR_TR17_Pos (17U)
6623 #define EXTI_RTSR_TR17_Msk (0x1U << EXTI_RTSR_TR17_Pos) /*!< 0x00020000 */
6624 #define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk /*!< Rising trigger event configuration bit of line 17 */
6625 #define EXTI_RTSR_TR18_Pos (18U)
6626 #define EXTI_RTSR_TR18_Msk (0x1U << EXTI_RTSR_TR18_Pos) /*!< 0x00040000 */
6627 #define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk /*!< Rising trigger event configuration bit of line 18 */
6628 #define EXTI_RTSR_TR19_Pos (19U)
6629 #define EXTI_RTSR_TR19_Msk (0x1U << EXTI_RTSR_TR19_Pos) /*!< 0x00080000 */
6630 #define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk /*!< Rising trigger event configuration bit of line 19 */
6631 #define EXTI_RTSR_TR20_Pos (20U)
6632 #define EXTI_RTSR_TR20_Msk (0x1U << EXTI_RTSR_TR20_Pos) /*!< 0x00100000 */
6633 #define EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk /*!< Rising trigger event configuration bit of line 20 */
6634 #define EXTI_RTSR_TR21_Pos (21U)
6635 #define EXTI_RTSR_TR21_Msk (0x1U << EXTI_RTSR_TR21_Pos) /*!< 0x00200000 */
6636 #define EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk /*!< Rising trigger event configuration bit of line 21 */
6637 #define EXTI_RTSR_TR22_Pos (22U)
6638 #define EXTI_RTSR_TR22_Msk (0x1U << EXTI_RTSR_TR22_Pos) /*!< 0x00400000 */
6639 #define EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk /*!< Rising trigger event configuration bit of line 22 */
6640
6641 /****************** Bit definition for EXTI_FTSR register *******************/
6642 #define EXTI_FTSR_TR0_Pos (0U)
6643 #define EXTI_FTSR_TR0_Msk (0x1U << EXTI_FTSR_TR0_Pos) /*!< 0x00000001 */
6644 #define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk /*!< Falling trigger event configuration bit of line 0 */
6645 #define EXTI_FTSR_TR1_Pos (1U)
6646 #define EXTI_FTSR_TR1_Msk (0x1U << EXTI_FTSR_TR1_Pos) /*!< 0x00000002 */
6647 #define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk /*!< Falling trigger event configuration bit of line 1 */
6648 #define EXTI_FTSR_TR2_Pos (2U)
6649 #define EXTI_FTSR_TR2_Msk (0x1U << EXTI_FTSR_TR2_Pos) /*!< 0x00000004 */
6650 #define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk /*!< Falling trigger event configuration bit of line 2 */
6651 #define EXTI_FTSR_TR3_Pos (3U)
6652 #define EXTI_FTSR_TR3_Msk (0x1U << EXTI_FTSR_TR3_Pos) /*!< 0x00000008 */
6653 #define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk /*!< Falling trigger event configuration bit of line 3 */
6654 #define EXTI_FTSR_TR4_Pos (4U)
6655 #define EXTI_FTSR_TR4_Msk (0x1U << EXTI_FTSR_TR4_Pos) /*!< 0x00000010 */
6656 #define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk /*!< Falling trigger event configuration bit of line 4 */
6657 #define EXTI_FTSR_TR5_Pos (5U)
6658 #define EXTI_FTSR_TR5_Msk (0x1U << EXTI_FTSR_TR5_Pos) /*!< 0x00000020 */
6659 #define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk /*!< Falling trigger event configuration bit of line 5 */
6660 #define EXTI_FTSR_TR6_Pos (6U)
6661 #define EXTI_FTSR_TR6_Msk (0x1U << EXTI_FTSR_TR6_Pos) /*!< 0x00000040 */
6662 #define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk /*!< Falling trigger event configuration bit of line 6 */
6663 #define EXTI_FTSR_TR7_Pos (7U)
6664 #define EXTI_FTSR_TR7_Msk (0x1U << EXTI_FTSR_TR7_Pos) /*!< 0x00000080 */
6665 #define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk /*!< Falling trigger event configuration bit of line 7 */
6666 #define EXTI_FTSR_TR8_Pos (8U)
6667 #define EXTI_FTSR_TR8_Msk (0x1U << EXTI_FTSR_TR8_Pos) /*!< 0x00000100 */
6668 #define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk /*!< Falling trigger event configuration bit of line 8 */
6669 #define EXTI_FTSR_TR9_Pos (9U)
6670 #define EXTI_FTSR_TR9_Msk (0x1U << EXTI_FTSR_TR9_Pos) /*!< 0x00000200 */
6671 #define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk /*!< Falling trigger event configuration bit of line 9 */
6672 #define EXTI_FTSR_TR10_Pos (10U)
6673 #define EXTI_FTSR_TR10_Msk (0x1U << EXTI_FTSR_TR10_Pos) /*!< 0x00000400 */
6674 #define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk /*!< Falling trigger event configuration bit of line 10 */
6675 #define EXTI_FTSR_TR11_Pos (11U)
6676 #define EXTI_FTSR_TR11_Msk (0x1U << EXTI_FTSR_TR11_Pos) /*!< 0x00000800 */
6677 #define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk /*!< Falling trigger event configuration bit of line 11 */
6678 #define EXTI_FTSR_TR12_Pos (12U)
6679 #define EXTI_FTSR_TR12_Msk (0x1U << EXTI_FTSR_TR12_Pos) /*!< 0x00001000 */
6680 #define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk /*!< Falling trigger event configuration bit of line 12 */
6681 #define EXTI_FTSR_TR13_Pos (13U)
6682 #define EXTI_FTSR_TR13_Msk (0x1U << EXTI_FTSR_TR13_Pos) /*!< 0x00002000 */
6683 #define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk /*!< Falling trigger event configuration bit of line 13 */
6684 #define EXTI_FTSR_TR14_Pos (14U)
6685 #define EXTI_FTSR_TR14_Msk (0x1U << EXTI_FTSR_TR14_Pos) /*!< 0x00004000 */
6686 #define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk /*!< Falling trigger event configuration bit of line 14 */
6687 #define EXTI_FTSR_TR15_Pos (15U)
6688 #define EXTI_FTSR_TR15_Msk (0x1U << EXTI_FTSR_TR15_Pos) /*!< 0x00008000 */
6689 #define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk /*!< Falling trigger event configuration bit of line 15 */
6690 #define EXTI_FTSR_TR16_Pos (16U)
6691 #define EXTI_FTSR_TR16_Msk (0x1U << EXTI_FTSR_TR16_Pos) /*!< 0x00010000 */
6692 #define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk /*!< Falling trigger event configuration bit of line 16 */
6693 #define EXTI_FTSR_TR17_Pos (17U)
6694 #define EXTI_FTSR_TR17_Msk (0x1U << EXTI_FTSR_TR17_Pos) /*!< 0x00020000 */
6695 #define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk /*!< Falling trigger event configuration bit of line 17 */
6696 #define EXTI_FTSR_TR18_Pos (18U)
6697 #define EXTI_FTSR_TR18_Msk (0x1U << EXTI_FTSR_TR18_Pos) /*!< 0x00040000 */
6698 #define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk /*!< Falling trigger event configuration bit of line 18 */
6699 #define EXTI_FTSR_TR19_Pos (19U)
6700 #define EXTI_FTSR_TR19_Msk (0x1U << EXTI_FTSR_TR19_Pos) /*!< 0x00080000 */
6701 #define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk /*!< Falling trigger event configuration bit of line 19 */
6702 #define EXTI_FTSR_TR20_Pos (20U)
6703 #define EXTI_FTSR_TR20_Msk (0x1U << EXTI_FTSR_TR20_Pos) /*!< 0x00100000 */
6704 #define EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk /*!< Falling trigger event configuration bit of line 20 */
6705 #define EXTI_FTSR_TR21_Pos (21U)
6706 #define EXTI_FTSR_TR21_Msk (0x1U << EXTI_FTSR_TR21_Pos) /*!< 0x00200000 */
6707 #define EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk /*!< Falling trigger event configuration bit of line 21 */
6708 #define EXTI_FTSR_TR22_Pos (22U)
6709 #define EXTI_FTSR_TR22_Msk (0x1U << EXTI_FTSR_TR22_Pos) /*!< 0x00400000 */
6710 #define EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk /*!< Falling trigger event configuration bit of line 22 */
6711
6712 /****************** Bit definition for EXTI_SWIER register ******************/
6713 #define EXTI_SWIER_SWIER0_Pos (0U)
6714 #define EXTI_SWIER_SWIER0_Msk (0x1U << EXTI_SWIER_SWIER0_Pos) /*!< 0x00000001 */
6715 #define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk /*!< Software Interrupt on line 0 */
6716 #define EXTI_SWIER_SWIER1_Pos (1U)
6717 #define EXTI_SWIER_SWIER1_Msk (0x1U << EXTI_SWIER_SWIER1_Pos) /*!< 0x00000002 */
6718 #define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk /*!< Software Interrupt on line 1 */
6719 #define EXTI_SWIER_SWIER2_Pos (2U)
6720 #define EXTI_SWIER_SWIER2_Msk (0x1U << EXTI_SWIER_SWIER2_Pos) /*!< 0x00000004 */
6721 #define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk /*!< Software Interrupt on line 2 */
6722 #define EXTI_SWIER_SWIER3_Pos (3U)
6723 #define EXTI_SWIER_SWIER3_Msk (0x1U << EXTI_SWIER_SWIER3_Pos) /*!< 0x00000008 */
6724 #define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk /*!< Software Interrupt on line 3 */
6725 #define EXTI_SWIER_SWIER4_Pos (4U)
6726 #define EXTI_SWIER_SWIER4_Msk (0x1U << EXTI_SWIER_SWIER4_Pos) /*!< 0x00000010 */
6727 #define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk /*!< Software Interrupt on line 4 */
6728 #define EXTI_SWIER_SWIER5_Pos (5U)
6729 #define EXTI_SWIER_SWIER5_Msk (0x1U << EXTI_SWIER_SWIER5_Pos) /*!< 0x00000020 */
6730 #define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk /*!< Software Interrupt on line 5 */
6731 #define EXTI_SWIER_SWIER6_Pos (6U)
6732 #define EXTI_SWIER_SWIER6_Msk (0x1U << EXTI_SWIER_SWIER6_Pos) /*!< 0x00000040 */
6733 #define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk /*!< Software Interrupt on line 6 */
6734 #define EXTI_SWIER_SWIER7_Pos (7U)
6735 #define EXTI_SWIER_SWIER7_Msk (0x1U << EXTI_SWIER_SWIER7_Pos) /*!< 0x00000080 */
6736 #define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk /*!< Software Interrupt on line 7 */
6737 #define EXTI_SWIER_SWIER8_Pos (8U)
6738 #define EXTI_SWIER_SWIER8_Msk (0x1U << EXTI_SWIER_SWIER8_Pos) /*!< 0x00000100 */
6739 #define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk /*!< Software Interrupt on line 8 */
6740 #define EXTI_SWIER_SWIER9_Pos (9U)
6741 #define EXTI_SWIER_SWIER9_Msk (0x1U << EXTI_SWIER_SWIER9_Pos) /*!< 0x00000200 */
6742 #define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk /*!< Software Interrupt on line 9 */
6743 #define EXTI_SWIER_SWIER10_Pos (10U)
6744 #define EXTI_SWIER_SWIER10_Msk (0x1U << EXTI_SWIER_SWIER10_Pos) /*!< 0x00000400 */
6745 #define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk /*!< Software Interrupt on line 10 */
6746 #define EXTI_SWIER_SWIER11_Pos (11U)
6747 #define EXTI_SWIER_SWIER11_Msk (0x1U << EXTI_SWIER_SWIER11_Pos) /*!< 0x00000800 */
6748 #define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk /*!< Software Interrupt on line 11 */
6749 #define EXTI_SWIER_SWIER12_Pos (12U)
6750 #define EXTI_SWIER_SWIER12_Msk (0x1U << EXTI_SWIER_SWIER12_Pos) /*!< 0x00001000 */
6751 #define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk /*!< Software Interrupt on line 12 */
6752 #define EXTI_SWIER_SWIER13_Pos (13U)
6753 #define EXTI_SWIER_SWIER13_Msk (0x1U << EXTI_SWIER_SWIER13_Pos) /*!< 0x00002000 */
6754 #define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk /*!< Software Interrupt on line 13 */
6755 #define EXTI_SWIER_SWIER14_Pos (14U)
6756 #define EXTI_SWIER_SWIER14_Msk (0x1U << EXTI_SWIER_SWIER14_Pos) /*!< 0x00004000 */
6757 #define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk /*!< Software Interrupt on line 14 */
6758 #define EXTI_SWIER_SWIER15_Pos (15U)
6759 #define EXTI_SWIER_SWIER15_Msk (0x1U << EXTI_SWIER_SWIER15_Pos) /*!< 0x00008000 */
6760 #define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk /*!< Software Interrupt on line 15 */
6761 #define EXTI_SWIER_SWIER16_Pos (16U)
6762 #define EXTI_SWIER_SWIER16_Msk (0x1U << EXTI_SWIER_SWIER16_Pos) /*!< 0x00010000 */
6763 #define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk /*!< Software Interrupt on line 16 */
6764 #define EXTI_SWIER_SWIER17_Pos (17U)
6765 #define EXTI_SWIER_SWIER17_Msk (0x1U << EXTI_SWIER_SWIER17_Pos) /*!< 0x00020000 */
6766 #define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk /*!< Software Interrupt on line 17 */
6767 #define EXTI_SWIER_SWIER18_Pos (18U)
6768 #define EXTI_SWIER_SWIER18_Msk (0x1U << EXTI_SWIER_SWIER18_Pos) /*!< 0x00040000 */
6769 #define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk /*!< Software Interrupt on line 18 */
6770 #define EXTI_SWIER_SWIER19_Pos (19U)
6771 #define EXTI_SWIER_SWIER19_Msk (0x1U << EXTI_SWIER_SWIER19_Pos) /*!< 0x00080000 */
6772 #define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk /*!< Software Interrupt on line 19 */
6773 #define EXTI_SWIER_SWIER20_Pos (20U)
6774 #define EXTI_SWIER_SWIER20_Msk (0x1U << EXTI_SWIER_SWIER20_Pos) /*!< 0x00100000 */
6775 #define EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk /*!< Software Interrupt on line 20 */
6776 #define EXTI_SWIER_SWIER21_Pos (21U)
6777 #define EXTI_SWIER_SWIER21_Msk (0x1U << EXTI_SWIER_SWIER21_Pos) /*!< 0x00200000 */
6778 #define EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk /*!< Software Interrupt on line 21 */
6779 #define EXTI_SWIER_SWIER22_Pos (22U)
6780 #define EXTI_SWIER_SWIER22_Msk (0x1U << EXTI_SWIER_SWIER22_Pos) /*!< 0x00400000 */
6781 #define EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk /*!< Software Interrupt on line 22 */
6782
6783 /******************* Bit definition for EXTI_PR register ********************/
6784 #define EXTI_PR_PR0_Pos (0U)
6785 #define EXTI_PR_PR0_Msk (0x1U << EXTI_PR_PR0_Pos) /*!< 0x00000001 */
6786 #define EXTI_PR_PR0 EXTI_PR_PR0_Msk /*!< Pending bit for line 0 */
6787 #define EXTI_PR_PR1_Pos (1U)
6788 #define EXTI_PR_PR1_Msk (0x1U << EXTI_PR_PR1_Pos) /*!< 0x00000002 */
6789 #define EXTI_PR_PR1 EXTI_PR_PR1_Msk /*!< Pending bit for line 1 */
6790 #define EXTI_PR_PR2_Pos (2U)
6791 #define EXTI_PR_PR2_Msk (0x1U << EXTI_PR_PR2_Pos) /*!< 0x00000004 */
6792 #define EXTI_PR_PR2 EXTI_PR_PR2_Msk /*!< Pending bit for line 2 */
6793 #define EXTI_PR_PR3_Pos (3U)
6794 #define EXTI_PR_PR3_Msk (0x1U << EXTI_PR_PR3_Pos) /*!< 0x00000008 */
6795 #define EXTI_PR_PR3 EXTI_PR_PR3_Msk /*!< Pending bit for line 3 */
6796 #define EXTI_PR_PR4_Pos (4U)
6797 #define EXTI_PR_PR4_Msk (0x1U << EXTI_PR_PR4_Pos) /*!< 0x00000010 */
6798 #define EXTI_PR_PR4 EXTI_PR_PR4_Msk /*!< Pending bit for line 4 */
6799 #define EXTI_PR_PR5_Pos (5U)
6800 #define EXTI_PR_PR5_Msk (0x1U << EXTI_PR_PR5_Pos) /*!< 0x00000020 */
6801 #define EXTI_PR_PR5 EXTI_PR_PR5_Msk /*!< Pending bit for line 5 */
6802 #define EXTI_PR_PR6_Pos (6U)
6803 #define EXTI_PR_PR6_Msk (0x1U << EXTI_PR_PR6_Pos) /*!< 0x00000040 */
6804 #define EXTI_PR_PR6 EXTI_PR_PR6_Msk /*!< Pending bit for line 6 */
6805 #define EXTI_PR_PR7_Pos (7U)
6806 #define EXTI_PR_PR7_Msk (0x1U << EXTI_PR_PR7_Pos) /*!< 0x00000080 */
6807 #define EXTI_PR_PR7 EXTI_PR_PR7_Msk /*!< Pending bit for line 7 */
6808 #define EXTI_PR_PR8_Pos (8U)
6809 #define EXTI_PR_PR8_Msk (0x1U << EXTI_PR_PR8_Pos) /*!< 0x00000100 */
6810 #define EXTI_PR_PR8 EXTI_PR_PR8_Msk /*!< Pending bit for line 8 */
6811 #define EXTI_PR_PR9_Pos (9U)
6812 #define EXTI_PR_PR9_Msk (0x1U << EXTI_PR_PR9_Pos) /*!< 0x00000200 */
6813 #define EXTI_PR_PR9 EXTI_PR_PR9_Msk /*!< Pending bit for line 9 */
6814 #define EXTI_PR_PR10_Pos (10U)
6815 #define EXTI_PR_PR10_Msk (0x1U << EXTI_PR_PR10_Pos) /*!< 0x00000400 */
6816 #define EXTI_PR_PR10 EXTI_PR_PR10_Msk /*!< Pending bit for line 10 */
6817 #define EXTI_PR_PR11_Pos (11U)
6818 #define EXTI_PR_PR11_Msk (0x1U << EXTI_PR_PR11_Pos) /*!< 0x00000800 */
6819 #define EXTI_PR_PR11 EXTI_PR_PR11_Msk /*!< Pending bit for line 11 */
6820 #define EXTI_PR_PR12_Pos (12U)
6821 #define EXTI_PR_PR12_Msk (0x1U << EXTI_PR_PR12_Pos) /*!< 0x00001000 */
6822 #define EXTI_PR_PR12 EXTI_PR_PR12_Msk /*!< Pending bit for line 12 */
6823 #define EXTI_PR_PR13_Pos (13U)
6824 #define EXTI_PR_PR13_Msk (0x1U << EXTI_PR_PR13_Pos) /*!< 0x00002000 */
6825 #define EXTI_PR_PR13 EXTI_PR_PR13_Msk /*!< Pending bit for line 13 */
6826 #define EXTI_PR_PR14_Pos (14U)
6827 #define EXTI_PR_PR14_Msk (0x1U << EXTI_PR_PR14_Pos) /*!< 0x00004000 */
6828 #define EXTI_PR_PR14 EXTI_PR_PR14_Msk /*!< Pending bit for line 14 */
6829 #define EXTI_PR_PR15_Pos (15U)
6830 #define EXTI_PR_PR15_Msk (0x1U << EXTI_PR_PR15_Pos) /*!< 0x00008000 */
6831 #define EXTI_PR_PR15 EXTI_PR_PR15_Msk /*!< Pending bit for line 15 */
6832 #define EXTI_PR_PR16_Pos (16U)
6833 #define EXTI_PR_PR16_Msk (0x1U << EXTI_PR_PR16_Pos) /*!< 0x00010000 */
6834 #define EXTI_PR_PR16 EXTI_PR_PR16_Msk /*!< Pending bit for line 16 */
6835 #define EXTI_PR_PR17_Pos (17U)
6836 #define EXTI_PR_PR17_Msk (0x1U << EXTI_PR_PR17_Pos) /*!< 0x00020000 */
6837 #define EXTI_PR_PR17 EXTI_PR_PR17_Msk /*!< Pending bit for line 17 */
6838 #define EXTI_PR_PR18_Pos (18U)
6839 #define EXTI_PR_PR18_Msk (0x1U << EXTI_PR_PR18_Pos) /*!< 0x00040000 */
6840 #define EXTI_PR_PR18 EXTI_PR_PR18_Msk /*!< Pending bit for line 18 */
6841 #define EXTI_PR_PR19_Pos (19U)
6842 #define EXTI_PR_PR19_Msk (0x1U << EXTI_PR_PR19_Pos) /*!< 0x00080000 */
6843 #define EXTI_PR_PR19 EXTI_PR_PR19_Msk /*!< Pending bit for line 19 */
6844 #define EXTI_PR_PR20_Pos (20U)
6845 #define EXTI_PR_PR20_Msk (0x1U << EXTI_PR_PR20_Pos) /*!< 0x00100000 */
6846 #define EXTI_PR_PR20 EXTI_PR_PR20_Msk /*!< Pending bit for line 20 */
6847 #define EXTI_PR_PR21_Pos (21U)
6848 #define EXTI_PR_PR21_Msk (0x1U << EXTI_PR_PR21_Pos) /*!< 0x00200000 */
6849 #define EXTI_PR_PR21 EXTI_PR_PR21_Msk /*!< Pending bit for line 21 */
6850 #define EXTI_PR_PR22_Pos (22U)
6851 #define EXTI_PR_PR22_Msk (0x1U << EXTI_PR_PR22_Pos) /*!< 0x00400000 */
6852 #define EXTI_PR_PR22 EXTI_PR_PR22_Msk /*!< Pending bit for line 22 */
6853
6854 /******************************************************************************/
6855 /* */
6856 /* FLASH */
6857 /* */
6858 /******************************************************************************/
6859 /******************* Bits definition for FLASH_ACR register *****************/
6860 #define FLASH_ACR_LATENCY_Pos (0U)
6861 #define FLASH_ACR_LATENCY_Msk (0xFU << FLASH_ACR_LATENCY_Pos) /*!< 0x0000000F */
6862 #define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
6863 #define FLASH_ACR_LATENCY_0WS 0x00000000U
6864 #define FLASH_ACR_LATENCY_1WS 0x00000001U
6865 #define FLASH_ACR_LATENCY_2WS 0x00000002U
6866 #define FLASH_ACR_LATENCY_3WS 0x00000003U
6867 #define FLASH_ACR_LATENCY_4WS 0x00000004U
6868 #define FLASH_ACR_LATENCY_5WS 0x00000005U
6869 #define FLASH_ACR_LATENCY_6WS 0x00000006U
6870 #define FLASH_ACR_LATENCY_7WS 0x00000007U
6871
6872 #define FLASH_ACR_LATENCY_8WS 0x00000008U
6873 #define FLASH_ACR_LATENCY_9WS 0x00000009U
6874 #define FLASH_ACR_LATENCY_10WS 0x0000000AU
6875 #define FLASH_ACR_LATENCY_11WS 0x0000000BU
6876 #define FLASH_ACR_LATENCY_12WS 0x0000000CU
6877 #define FLASH_ACR_LATENCY_13WS 0x0000000DU
6878 #define FLASH_ACR_LATENCY_14WS 0x0000000EU
6879 #define FLASH_ACR_LATENCY_15WS 0x0000000FU
6880 #define FLASH_ACR_PRFTEN_Pos (8U)
6881 #define FLASH_ACR_PRFTEN_Msk (0x1U << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */
6882 #define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk
6883 #define FLASH_ACR_ICEN_Pos (9U)
6884 #define FLASH_ACR_ICEN_Msk (0x1U << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */
6885 #define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk
6886 #define FLASH_ACR_DCEN_Pos (10U)
6887 #define FLASH_ACR_DCEN_Msk (0x1U << FLASH_ACR_DCEN_Pos) /*!< 0x00000400 */
6888 #define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk
6889 #define FLASH_ACR_ICRST_Pos (11U)
6890 #define FLASH_ACR_ICRST_Msk (0x1U << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */
6891 #define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk
6892 #define FLASH_ACR_DCRST_Pos (12U)
6893 #define FLASH_ACR_DCRST_Msk (0x1U << FLASH_ACR_DCRST_Pos) /*!< 0x00001000 */
6894 #define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk
6895 #define FLASH_ACR_BYTE0_ADDRESS_Pos (10U)
6896 #define FLASH_ACR_BYTE0_ADDRESS_Msk (0x10008FU << FLASH_ACR_BYTE0_ADDRESS_Pos) /*!< 0x40023C00 */
6897 #define FLASH_ACR_BYTE0_ADDRESS FLASH_ACR_BYTE0_ADDRESS_Msk
6898 #define FLASH_ACR_BYTE2_ADDRESS_Pos (0U)
6899 #define FLASH_ACR_BYTE2_ADDRESS_Msk (0x40023C03U << FLASH_ACR_BYTE2_ADDRESS_Pos) /*!< 0x40023C03 */
6900 #define FLASH_ACR_BYTE2_ADDRESS FLASH_ACR_BYTE2_ADDRESS_Msk
6901
6902 /******************* Bits definition for FLASH_SR register ******************/
6903 #define FLASH_SR_EOP_Pos (0U)
6904 #define FLASH_SR_EOP_Msk (0x1U << FLASH_SR_EOP_Pos) /*!< 0x00000001 */
6905 #define FLASH_SR_EOP FLASH_SR_EOP_Msk
6906 #define FLASH_SR_SOP_Pos (1U)
6907 #define FLASH_SR_SOP_Msk (0x1U << FLASH_SR_SOP_Pos) /*!< 0x00000002 */
6908 #define FLASH_SR_SOP FLASH_SR_SOP_Msk
6909 #define FLASH_SR_WRPERR_Pos (4U)
6910 #define FLASH_SR_WRPERR_Msk (0x1U << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */
6911 #define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk
6912 #define FLASH_SR_PGAERR_Pos (5U)
6913 #define FLASH_SR_PGAERR_Msk (0x1U << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */
6914 #define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk
6915 #define FLASH_SR_PGPERR_Pos (6U)
6916 #define FLASH_SR_PGPERR_Msk (0x1U << FLASH_SR_PGPERR_Pos) /*!< 0x00000040 */
6917 #define FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk
6918 #define FLASH_SR_PGSERR_Pos (7U)
6919 #define FLASH_SR_PGSERR_Msk (0x1U << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */
6920 #define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk
6921 #define FLASH_SR_RDERR_Pos (8U)
6922 #define FLASH_SR_RDERR_Msk (0x1U << FLASH_SR_RDERR_Pos) /*!< 0x00000100 */
6923 #define FLASH_SR_RDERR FLASH_SR_RDERR_Msk
6924 #define FLASH_SR_BSY_Pos (16U)
6925 #define FLASH_SR_BSY_Msk (0x1U << FLASH_SR_BSY_Pos) /*!< 0x00010000 */
6926 #define FLASH_SR_BSY FLASH_SR_BSY_Msk
6927
6928 /******************* Bits definition for FLASH_CR register ******************/
6929 #define FLASH_CR_PG_Pos (0U)
6930 #define FLASH_CR_PG_Msk (0x1U << FLASH_CR_PG_Pos) /*!< 0x00000001 */
6931 #define FLASH_CR_PG FLASH_CR_PG_Msk
6932 #define FLASH_CR_SER_Pos (1U)
6933 #define FLASH_CR_SER_Msk (0x1U << FLASH_CR_SER_Pos) /*!< 0x00000002 */
6934 #define FLASH_CR_SER FLASH_CR_SER_Msk
6935 #define FLASH_CR_MER_Pos (2U)
6936 #define FLASH_CR_MER_Msk (0x1U << FLASH_CR_MER_Pos) /*!< 0x00000004 */
6937 #define FLASH_CR_MER FLASH_CR_MER_Msk
6938 #define FLASH_CR_MER1 FLASH_CR_MER
6939 #define FLASH_CR_SNB_Pos (3U)
6940 #define FLASH_CR_SNB_Msk (0x1FU << FLASH_CR_SNB_Pos) /*!< 0x000000F8 */
6941 #define FLASH_CR_SNB FLASH_CR_SNB_Msk
6942 #define FLASH_CR_SNB_0 (0x01U << FLASH_CR_SNB_Pos) /*!< 0x00000008 */
6943 #define FLASH_CR_SNB_1 (0x02U << FLASH_CR_SNB_Pos) /*!< 0x00000010 */
6944 #define FLASH_CR_SNB_2 (0x04U << FLASH_CR_SNB_Pos) /*!< 0x00000020 */
6945 #define FLASH_CR_SNB_3 (0x08U << FLASH_CR_SNB_Pos) /*!< 0x00000040 */
6946 #define FLASH_CR_SNB_4 (0x10U << FLASH_CR_SNB_Pos) /*!< 0x00000080 */
6947 #define FLASH_CR_PSIZE_Pos (8U)
6948 #define FLASH_CR_PSIZE_Msk (0x3U << FLASH_CR_PSIZE_Pos) /*!< 0x00000300 */
6949 #define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk
6950 #define FLASH_CR_PSIZE_0 (0x1U << FLASH_CR_PSIZE_Pos) /*!< 0x00000100 */
6951 #define FLASH_CR_PSIZE_1 (0x2U << FLASH_CR_PSIZE_Pos) /*!< 0x00000200 */
6952 #define FLASH_CR_MER2_Pos (15U)
6953 #define FLASH_CR_MER2_Msk (0x1U << FLASH_CR_MER2_Pos) /*!< 0x00008000 */
6954 #define FLASH_CR_MER2 FLASH_CR_MER2_Msk
6955 #define FLASH_CR_STRT_Pos (16U)
6956 #define FLASH_CR_STRT_Msk (0x1U << FLASH_CR_STRT_Pos) /*!< 0x00010000 */
6957 #define FLASH_CR_STRT FLASH_CR_STRT_Msk
6958 #define FLASH_CR_EOPIE_Pos (24U)
6959 #define FLASH_CR_EOPIE_Msk (0x1U << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */
6960 #define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk
6961 #define FLASH_CR_LOCK_Pos (31U)
6962 #define FLASH_CR_LOCK_Msk (0x1U << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */
6963 #define FLASH_CR_LOCK FLASH_CR_LOCK_Msk
6964
6965 /******************* Bits definition for FLASH_OPTCR register ***************/
6966 #define FLASH_OPTCR_OPTLOCK_Pos (0U)
6967 #define FLASH_OPTCR_OPTLOCK_Msk (0x1U << FLASH_OPTCR_OPTLOCK_Pos) /*!< 0x00000001 */
6968 #define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk
6969 #define FLASH_OPTCR_OPTSTRT_Pos (1U)
6970 #define FLASH_OPTCR_OPTSTRT_Msk (0x1U << FLASH_OPTCR_OPTSTRT_Pos) /*!< 0x00000002 */
6971 #define FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk
6972
6973 #define FLASH_OPTCR_BOR_LEV_0 0x00000004U
6974 #define FLASH_OPTCR_BOR_LEV_1 0x00000008U
6975 #define FLASH_OPTCR_BOR_LEV_Pos (2U)
6976 #define FLASH_OPTCR_BOR_LEV_Msk (0x3U << FLASH_OPTCR_BOR_LEV_Pos) /*!< 0x0000000C */
6977 #define FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk
6978 #define FLASH_OPTCR_BFB2_Pos (4U)
6979 #define FLASH_OPTCR_BFB2_Msk (0x1U << FLASH_OPTCR_BFB2_Pos) /*!< 0x00000010 */
6980 #define FLASH_OPTCR_BFB2 FLASH_OPTCR_BFB2_Msk
6981 #define FLASH_OPTCR_WDG_SW_Pos (5U)
6982 #define FLASH_OPTCR_WDG_SW_Msk (0x1U << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
6983 #define FLASH_OPTCR_WDG_SW FLASH_OPTCR_WDG_SW_Msk
6984 #define FLASH_OPTCR_nRST_STOP_Pos (6U)
6985 #define FLASH_OPTCR_nRST_STOP_Msk (0x1U << FLASH_OPTCR_nRST_STOP_Pos) /*!< 0x00000040 */
6986 #define FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk
6987 #define FLASH_OPTCR_nRST_STDBY_Pos (7U)
6988 #define FLASH_OPTCR_nRST_STDBY_Msk (0x1U << FLASH_OPTCR_nRST_STDBY_Pos) /*!< 0x00000080 */
6989 #define FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk
6990 #define FLASH_OPTCR_RDP_Pos (8U)
6991 #define FLASH_OPTCR_RDP_Msk (0xFFU << FLASH_OPTCR_RDP_Pos) /*!< 0x0000FF00 */
6992 #define FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk
6993 #define FLASH_OPTCR_RDP_0 (0x01U << FLASH_OPTCR_RDP_Pos) /*!< 0x00000100 */
6994 #define FLASH_OPTCR_RDP_1 (0x02U << FLASH_OPTCR_RDP_Pos) /*!< 0x00000200 */
6995 #define FLASH_OPTCR_RDP_2 (0x04U << FLASH_OPTCR_RDP_Pos) /*!< 0x00000400 */
6996 #define FLASH_OPTCR_RDP_3 (0x08U << FLASH_OPTCR_RDP_Pos) /*!< 0x00000800 */
6997 #define FLASH_OPTCR_RDP_4 (0x10U << FLASH_OPTCR_RDP_Pos) /*!< 0x00001000 */
6998 #define FLASH_OPTCR_RDP_5 (0x20U << FLASH_OPTCR_RDP_Pos) /*!< 0x00002000 */
6999 #define FLASH_OPTCR_RDP_6 (0x40U << FLASH_OPTCR_RDP_Pos) /*!< 0x00004000 */
7000 #define FLASH_OPTCR_RDP_7 (0x80U << FLASH_OPTCR_RDP_Pos) /*!< 0x00008000 */
7001 #define FLASH_OPTCR_nWRP_Pos (16U)
7002 #define FLASH_OPTCR_nWRP_Msk (0xFFFU << FLASH_OPTCR_nWRP_Pos) /*!< 0x0FFF0000 */
7003 #define FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk
7004 #define FLASH_OPTCR_nWRP_0 0x00010000U
7005 #define FLASH_OPTCR_nWRP_1 0x00020000U
7006 #define FLASH_OPTCR_nWRP_2 0x00040000U
7007 #define FLASH_OPTCR_nWRP_3 0x00080000U
7008 #define FLASH_OPTCR_nWRP_4 0x00100000U
7009 #define FLASH_OPTCR_nWRP_5 0x00200000U
7010 #define FLASH_OPTCR_nWRP_6 0x00400000U
7011 #define FLASH_OPTCR_nWRP_7 0x00800000U
7012 #define FLASH_OPTCR_nWRP_8 0x01000000U
7013 #define FLASH_OPTCR_nWRP_9 0x02000000U
7014 #define FLASH_OPTCR_nWRP_10 0x04000000U
7015 #define FLASH_OPTCR_nWRP_11 0x08000000U
7016 #define FLASH_OPTCR_DB1M_Pos (30U)
7017 #define FLASH_OPTCR_DB1M_Msk (0x1U << FLASH_OPTCR_DB1M_Pos) /*!< 0x40000000 */
7018 #define FLASH_OPTCR_DB1M FLASH_OPTCR_DB1M_Msk
7019 #define FLASH_OPTCR_SPRMOD_Pos (31U)
7020 #define FLASH_OPTCR_SPRMOD_Msk (0x1U << FLASH_OPTCR_SPRMOD_Pos) /*!< 0x80000000 */
7021 #define FLASH_OPTCR_SPRMOD FLASH_OPTCR_SPRMOD_Msk
7022
7023 /****************** Bits definition for FLASH_OPTCR1 register ***************/
7024 #define FLASH_OPTCR1_nWRP_Pos (16U)
7025 #define FLASH_OPTCR1_nWRP_Msk (0xFFFU << FLASH_OPTCR1_nWRP_Pos) /*!< 0x0FFF0000 */
7026 #define FLASH_OPTCR1_nWRP FLASH_OPTCR1_nWRP_Msk
7027 #define FLASH_OPTCR1_nWRP_0 (0x001U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00010000 */
7028 #define FLASH_OPTCR1_nWRP_1 (0x002U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00020000 */
7029 #define FLASH_OPTCR1_nWRP_2 (0x004U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00040000 */
7030 #define FLASH_OPTCR1_nWRP_3 (0x008U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00080000 */
7031 #define FLASH_OPTCR1_nWRP_4 (0x010U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00100000 */
7032 #define FLASH_OPTCR1_nWRP_5 (0x020U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00200000 */
7033 #define FLASH_OPTCR1_nWRP_6 (0x040U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00400000 */
7034 #define FLASH_OPTCR1_nWRP_7 (0x080U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00800000 */
7035 #define FLASH_OPTCR1_nWRP_8 (0x100U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x01000000 */
7036 #define FLASH_OPTCR1_nWRP_9 (0x200U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x02000000 */
7037 #define FLASH_OPTCR1_nWRP_10 (0x400U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x04000000 */
7038 #define FLASH_OPTCR1_nWRP_11 (0x800U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x08000000 */
7039
7040 /******************************************************************************/
7041 /* */
7042 /* Flexible Memory Controller */
7043 /* */
7044 /******************************************************************************/
7045 /****************** Bit definition for FMC_BCR1 register *******************/
7046 #define FMC_BCR1_MBKEN_Pos (0U)
7047 #define FMC_BCR1_MBKEN_Msk (0x1U << FMC_BCR1_MBKEN_Pos) /*!< 0x00000001 */
7048 #define FMC_BCR1_MBKEN FMC_BCR1_MBKEN_Msk /*!<Memory bank enable bit */
7049 #define FMC_BCR1_MUXEN_Pos (1U)
7050 #define FMC_BCR1_MUXEN_Msk (0x1U << FMC_BCR1_MUXEN_Pos) /*!< 0x00000002 */
7051 #define FMC_BCR1_MUXEN FMC_BCR1_MUXEN_Msk /*!<Address/data multiplexing enable bit */
7052
7053 #define FMC_BCR1_MTYP_Pos (2U)
7054 #define FMC_BCR1_MTYP_Msk (0x3U << FMC_BCR1_MTYP_Pos) /*!< 0x0000000C */
7055 #define FMC_BCR1_MTYP FMC_BCR1_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
7056 #define FMC_BCR1_MTYP_0 (0x1U << FMC_BCR1_MTYP_Pos) /*!< 0x00000004 */
7057 #define FMC_BCR1_MTYP_1 (0x2U << FMC_BCR1_MTYP_Pos) /*!< 0x00000008 */
7058
7059 #define FMC_BCR1_MWID_Pos (4U)
7060 #define FMC_BCR1_MWID_Msk (0x3U << FMC_BCR1_MWID_Pos) /*!< 0x00000030 */
7061 #define FMC_BCR1_MWID FMC_BCR1_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
7062 #define FMC_BCR1_MWID_0 (0x1U << FMC_BCR1_MWID_Pos) /*!< 0x00000010 */
7063 #define FMC_BCR1_MWID_1 (0x2U << FMC_BCR1_MWID_Pos) /*!< 0x00000020 */
7064
7065 #define FMC_BCR1_FACCEN_Pos (6U)
7066 #define FMC_BCR1_FACCEN_Msk (0x1U << FMC_BCR1_FACCEN_Pos) /*!< 0x00000040 */
7067 #define FMC_BCR1_FACCEN FMC_BCR1_FACCEN_Msk /*!<Flash access enable */
7068 #define FMC_BCR1_BURSTEN_Pos (8U)
7069 #define FMC_BCR1_BURSTEN_Msk (0x1U << FMC_BCR1_BURSTEN_Pos) /*!< 0x00000100 */
7070 #define FMC_BCR1_BURSTEN FMC_BCR1_BURSTEN_Msk /*!<Burst enable bit */
7071 #define FMC_BCR1_WAITPOL_Pos (9U)
7072 #define FMC_BCR1_WAITPOL_Msk (0x1U << FMC_BCR1_WAITPOL_Pos) /*!< 0x00000200 */
7073 #define FMC_BCR1_WAITPOL FMC_BCR1_WAITPOL_Msk /*!<Wait signal polarity bit */
7074 #define FMC_BCR1_WAITCFG_Pos (11U)
7075 #define FMC_BCR1_WAITCFG_Msk (0x1U << FMC_BCR1_WAITCFG_Pos) /*!< 0x00000800 */
7076 #define FMC_BCR1_WAITCFG FMC_BCR1_WAITCFG_Msk /*!<Wait timing configuration */
7077 #define FMC_BCR1_WREN_Pos (12U)
7078 #define FMC_BCR1_WREN_Msk (0x1U << FMC_BCR1_WREN_Pos) /*!< 0x00001000 */
7079 #define FMC_BCR1_WREN FMC_BCR1_WREN_Msk /*!<Write enable bit */
7080 #define FMC_BCR1_WAITEN_Pos (13U)
7081 #define FMC_BCR1_WAITEN_Msk (0x1U << FMC_BCR1_WAITEN_Pos) /*!< 0x00002000 */
7082 #define FMC_BCR1_WAITEN FMC_BCR1_WAITEN_Msk /*!<Wait enable bit */
7083 #define FMC_BCR1_EXTMOD_Pos (14U)
7084 #define FMC_BCR1_EXTMOD_Msk (0x1U << FMC_BCR1_EXTMOD_Pos) /*!< 0x00004000 */
7085 #define FMC_BCR1_EXTMOD FMC_BCR1_EXTMOD_Msk /*!<Extended mode enable */
7086 #define FMC_BCR1_ASYNCWAIT_Pos (15U)
7087 #define FMC_BCR1_ASYNCWAIT_Msk (0x1U << FMC_BCR1_ASYNCWAIT_Pos) /*!< 0x00008000 */
7088 #define FMC_BCR1_ASYNCWAIT FMC_BCR1_ASYNCWAIT_Msk /*!<Asynchronous wait */
7089 #define FMC_BCR1_CPSIZE_Pos (16U)
7090 #define FMC_BCR1_CPSIZE_Msk (0x7U << FMC_BCR1_CPSIZE_Pos) /*!< 0x00070000 */
7091 #define FMC_BCR1_CPSIZE FMC_BCR1_CPSIZE_Msk /*!<CRAM page size */
7092 #define FMC_BCR1_CPSIZE_0 (0x1U << FMC_BCR1_CPSIZE_Pos) /*!< 0x00010000 */
7093 #define FMC_BCR1_CPSIZE_1 (0x2U << FMC_BCR1_CPSIZE_Pos) /*!< 0x00020000 */
7094 #define FMC_BCR1_CPSIZE_2 (0x4U << FMC_BCR1_CPSIZE_Pos) /*!< 0x00040000 */
7095 #define FMC_BCR1_CBURSTRW_Pos (19U)
7096 #define FMC_BCR1_CBURSTRW_Msk (0x1U << FMC_BCR1_CBURSTRW_Pos) /*!< 0x00080000 */
7097 #define FMC_BCR1_CBURSTRW FMC_BCR1_CBURSTRW_Msk /*!<Write burst enable */
7098 #define FMC_BCR1_CCLKEN_Pos (20U)
7099 #define FMC_BCR1_CCLKEN_Msk (0x1U << FMC_BCR1_CCLKEN_Pos) /*!< 0x00100000 */
7100 #define FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk /*!<Continous clock enable */
7101 #define FMC_BCR1_WFDIS_Pos (21U)
7102 #define FMC_BCR1_WFDIS_Msk (0x1U << FMC_BCR1_WFDIS_Pos) /*!< 0x00200000 */
7103 #define FMC_BCR1_WFDIS FMC_BCR1_WFDIS_Msk /*!<Write FIFO Disable */
7104
7105 /****************** Bit definition for FMC_BCR2 register *******************/
7106 #define FMC_BCR2_MBKEN_Pos (0U)
7107 #define FMC_BCR2_MBKEN_Msk (0x1U << FMC_BCR2_MBKEN_Pos) /*!< 0x00000001 */
7108 #define FMC_BCR2_MBKEN FMC_BCR2_MBKEN_Msk /*!<Memory bank enable bit */
7109 #define FMC_BCR2_MUXEN_Pos (1U)
7110 #define FMC_BCR2_MUXEN_Msk (0x1U << FMC_BCR2_MUXEN_Pos) /*!< 0x00000002 */
7111 #define FMC_BCR2_MUXEN FMC_BCR2_MUXEN_Msk /*!<Address/data multiplexing enable bit */
7112
7113 #define FMC_BCR2_MTYP_Pos (2U)
7114 #define FMC_BCR2_MTYP_Msk (0x3U << FMC_BCR2_MTYP_Pos) /*!< 0x0000000C */
7115 #define FMC_BCR2_MTYP FMC_BCR2_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
7116 #define FMC_BCR2_MTYP_0 (0x1U << FMC_BCR2_MTYP_Pos) /*!< 0x00000004 */
7117 #define FMC_BCR2_MTYP_1 (0x2U << FMC_BCR2_MTYP_Pos) /*!< 0x00000008 */
7118
7119 #define FMC_BCR2_MWID_Pos (4U)
7120 #define FMC_BCR2_MWID_Msk (0x3U << FMC_BCR2_MWID_Pos) /*!< 0x00000030 */
7121 #define FMC_BCR2_MWID FMC_BCR2_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
7122 #define FMC_BCR2_MWID_0 (0x1U << FMC_BCR2_MWID_Pos) /*!< 0x00000010 */
7123 #define FMC_BCR2_MWID_1 (0x2U << FMC_BCR2_MWID_Pos) /*!< 0x00000020 */
7124
7125 #define FMC_BCR2_FACCEN_Pos (6U)
7126 #define FMC_BCR2_FACCEN_Msk (0x1U << FMC_BCR2_FACCEN_Pos) /*!< 0x00000040 */
7127 #define FMC_BCR2_FACCEN FMC_BCR2_FACCEN_Msk /*!<Flash access enable */
7128 #define FMC_BCR2_BURSTEN_Pos (8U)
7129 #define FMC_BCR2_BURSTEN_Msk (0x1U << FMC_BCR2_BURSTEN_Pos) /*!< 0x00000100 */
7130 #define FMC_BCR2_BURSTEN FMC_BCR2_BURSTEN_Msk /*!<Burst enable bit */
7131 #define FMC_BCR2_WAITPOL_Pos (9U)
7132 #define FMC_BCR2_WAITPOL_Msk (0x1U << FMC_BCR2_WAITPOL_Pos) /*!< 0x00000200 */
7133 #define FMC_BCR2_WAITPOL FMC_BCR2_WAITPOL_Msk /*!<Wait signal polarity bit */
7134 #define FMC_BCR2_WAITCFG_Pos (11U)
7135 #define FMC_BCR2_WAITCFG_Msk (0x1U << FMC_BCR2_WAITCFG_Pos) /*!< 0x00000800 */
7136 #define FMC_BCR2_WAITCFG FMC_BCR2_WAITCFG_Msk /*!<Wait timing configuration */
7137 #define FMC_BCR2_WREN_Pos (12U)
7138 #define FMC_BCR2_WREN_Msk (0x1U << FMC_BCR2_WREN_Pos) /*!< 0x00001000 */
7139 #define FMC_BCR2_WREN FMC_BCR2_WREN_Msk /*!<Write enable bit */
7140 #define FMC_BCR2_WAITEN_Pos (13U)
7141 #define FMC_BCR2_WAITEN_Msk (0x1U << FMC_BCR2_WAITEN_Pos) /*!< 0x00002000 */
7142 #define FMC_BCR2_WAITEN FMC_BCR2_WAITEN_Msk /*!<Wait enable bit */
7143 #define FMC_BCR2_EXTMOD_Pos (14U)
7144 #define FMC_BCR2_EXTMOD_Msk (0x1U << FMC_BCR2_EXTMOD_Pos) /*!< 0x00004000 */
7145 #define FMC_BCR2_EXTMOD FMC_BCR2_EXTMOD_Msk /*!<Extended mode enable */
7146 #define FMC_BCR2_ASYNCWAIT_Pos (15U)
7147 #define FMC_BCR2_ASYNCWAIT_Msk (0x1U << FMC_BCR2_ASYNCWAIT_Pos) /*!< 0x00008000 */
7148 #define FMC_BCR2_ASYNCWAIT FMC_BCR2_ASYNCWAIT_Msk /*!<Asynchronous wait */
7149 #define FMC_BCR2_CBURSTRW_Pos (19U)
7150 #define FMC_BCR2_CBURSTRW_Msk (0x1U << FMC_BCR2_CBURSTRW_Pos) /*!< 0x00080000 */
7151 #define FMC_BCR2_CBURSTRW FMC_BCR2_CBURSTRW_Msk /*!<Write burst enable */
7152
7153 /****************** Bit definition for FMC_BCR3 register *******************/
7154 #define FMC_BCR3_MBKEN_Pos (0U)
7155 #define FMC_BCR3_MBKEN_Msk (0x1U << FMC_BCR3_MBKEN_Pos) /*!< 0x00000001 */
7156 #define FMC_BCR3_MBKEN FMC_BCR3_MBKEN_Msk /*!<Memory bank enable bit */
7157 #define FMC_BCR3_MUXEN_Pos (1U)
7158 #define FMC_BCR3_MUXEN_Msk (0x1U << FMC_BCR3_MUXEN_Pos) /*!< 0x00000002 */
7159 #define FMC_BCR3_MUXEN FMC_BCR3_MUXEN_Msk /*!<Address/data multiplexing enable bit */
7160
7161 #define FMC_BCR3_MTYP_Pos (2U)
7162 #define FMC_BCR3_MTYP_Msk (0x3U << FMC_BCR3_MTYP_Pos) /*!< 0x0000000C */
7163 #define FMC_BCR3_MTYP FMC_BCR3_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
7164 #define FMC_BCR3_MTYP_0 (0x1U << FMC_BCR3_MTYP_Pos) /*!< 0x00000004 */
7165 #define FMC_BCR3_MTYP_1 (0x2U << FMC_BCR3_MTYP_Pos) /*!< 0x00000008 */
7166
7167 #define FMC_BCR3_MWID_Pos (4U)
7168 #define FMC_BCR3_MWID_Msk (0x3U << FMC_BCR3_MWID_Pos) /*!< 0x00000030 */
7169 #define FMC_BCR3_MWID FMC_BCR3_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
7170 #define FMC_BCR3_MWID_0 (0x1U << FMC_BCR3_MWID_Pos) /*!< 0x00000010 */
7171 #define FMC_BCR3_MWID_1 (0x2U << FMC_BCR3_MWID_Pos) /*!< 0x00000020 */
7172
7173 #define FMC_BCR3_FACCEN_Pos (6U)
7174 #define FMC_BCR3_FACCEN_Msk (0x1U << FMC_BCR3_FACCEN_Pos) /*!< 0x00000040 */
7175 #define FMC_BCR3_FACCEN FMC_BCR3_FACCEN_Msk /*!<Flash access enable */
7176 #define FMC_BCR3_BURSTEN_Pos (8U)
7177 #define FMC_BCR3_BURSTEN_Msk (0x1U << FMC_BCR3_BURSTEN_Pos) /*!< 0x00000100 */
7178 #define FMC_BCR3_BURSTEN FMC_BCR3_BURSTEN_Msk /*!<Burst enable bit */
7179 #define FMC_BCR3_WAITPOL_Pos (9U)
7180 #define FMC_BCR3_WAITPOL_Msk (0x1U << FMC_BCR3_WAITPOL_Pos) /*!< 0x00000200 */
7181 #define FMC_BCR3_WAITPOL FMC_BCR3_WAITPOL_Msk /*!<Wait signal polarity bit */
7182 #define FMC_BCR3_WAITCFG_Pos (11U)
7183 #define FMC_BCR3_WAITCFG_Msk (0x1U << FMC_BCR3_WAITCFG_Pos) /*!< 0x00000800 */
7184 #define FMC_BCR3_WAITCFG FMC_BCR3_WAITCFG_Msk /*!<Wait timing configuration */
7185 #define FMC_BCR3_WREN_Pos (12U)
7186 #define FMC_BCR3_WREN_Msk (0x1U << FMC_BCR3_WREN_Pos) /*!< 0x00001000 */
7187 #define FMC_BCR3_WREN FMC_BCR3_WREN_Msk /*!<Write enable bit */
7188 #define FMC_BCR3_WAITEN_Pos (13U)
7189 #define FMC_BCR3_WAITEN_Msk (0x1U << FMC_BCR3_WAITEN_Pos) /*!< 0x00002000 */
7190 #define FMC_BCR3_WAITEN FMC_BCR3_WAITEN_Msk /*!<Wait enable bit */
7191 #define FMC_BCR3_EXTMOD_Pos (14U)
7192 #define FMC_BCR3_EXTMOD_Msk (0x1U << FMC_BCR3_EXTMOD_Pos) /*!< 0x00004000 */
7193 #define FMC_BCR3_EXTMOD FMC_BCR3_EXTMOD_Msk /*!<Extended mode enable */
7194 #define FMC_BCR3_ASYNCWAIT_Pos (15U)
7195 #define FMC_BCR3_ASYNCWAIT_Msk (0x1U << FMC_BCR3_ASYNCWAIT_Pos) /*!< 0x00008000 */
7196 #define FMC_BCR3_ASYNCWAIT FMC_BCR3_ASYNCWAIT_Msk /*!<Asynchronous wait */
7197 #define FMC_BCR3_CBURSTRW_Pos (19U)
7198 #define FMC_BCR3_CBURSTRW_Msk (0x1U << FMC_BCR3_CBURSTRW_Pos) /*!< 0x00080000 */
7199 #define FMC_BCR3_CBURSTRW FMC_BCR3_CBURSTRW_Msk /*!<Write burst enable */
7200
7201 /****************** Bit definition for FMC_BCR4 register *******************/
7202 #define FMC_BCR4_MBKEN_Pos (0U)
7203 #define FMC_BCR4_MBKEN_Msk (0x1U << FMC_BCR4_MBKEN_Pos) /*!< 0x00000001 */
7204 #define FMC_BCR4_MBKEN FMC_BCR4_MBKEN_Msk /*!<Memory bank enable bit */
7205 #define FMC_BCR4_MUXEN_Pos (1U)
7206 #define FMC_BCR4_MUXEN_Msk (0x1U << FMC_BCR4_MUXEN_Pos) /*!< 0x00000002 */
7207 #define FMC_BCR4_MUXEN FMC_BCR4_MUXEN_Msk /*!<Address/data multiplexing enable bit */
7208
7209 #define FMC_BCR4_MTYP_Pos (2U)
7210 #define FMC_BCR4_MTYP_Msk (0x3U << FMC_BCR4_MTYP_Pos) /*!< 0x0000000C */
7211 #define FMC_BCR4_MTYP FMC_BCR4_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
7212 #define FMC_BCR4_MTYP_0 (0x1U << FMC_BCR4_MTYP_Pos) /*!< 0x00000004 */
7213 #define FMC_BCR4_MTYP_1 (0x2U << FMC_BCR4_MTYP_Pos) /*!< 0x00000008 */
7214
7215 #define FMC_BCR4_MWID_Pos (4U)
7216 #define FMC_BCR4_MWID_Msk (0x3U << FMC_BCR4_MWID_Pos) /*!< 0x00000030 */
7217 #define FMC_BCR4_MWID FMC_BCR4_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
7218 #define FMC_BCR4_MWID_0 (0x1U << FMC_BCR4_MWID_Pos) /*!< 0x00000010 */
7219 #define FMC_BCR4_MWID_1 (0x2U << FMC_BCR4_MWID_Pos) /*!< 0x00000020 */
7220
7221 #define FMC_BCR4_FACCEN_Pos (6U)
7222 #define FMC_BCR4_FACCEN_Msk (0x1U << FMC_BCR4_FACCEN_Pos) /*!< 0x00000040 */
7223 #define FMC_BCR4_FACCEN FMC_BCR4_FACCEN_Msk /*!<Flash access enable */
7224 #define FMC_BCR4_BURSTEN_Pos (8U)
7225 #define FMC_BCR4_BURSTEN_Msk (0x1U << FMC_BCR4_BURSTEN_Pos) /*!< 0x00000100 */
7226 #define FMC_BCR4_BURSTEN FMC_BCR4_BURSTEN_Msk /*!<Burst enable bit */
7227 #define FMC_BCR4_WAITPOL_Pos (9U)
7228 #define FMC_BCR4_WAITPOL_Msk (0x1U << FMC_BCR4_WAITPOL_Pos) /*!< 0x00000200 */
7229 #define FMC_BCR4_WAITPOL FMC_BCR4_WAITPOL_Msk /*!<Wait signal polarity bit */
7230 #define FMC_BCR4_WAITCFG_Pos (11U)
7231 #define FMC_BCR4_WAITCFG_Msk (0x1U << FMC_BCR4_WAITCFG_Pos) /*!< 0x00000800 */
7232 #define FMC_BCR4_WAITCFG FMC_BCR4_WAITCFG_Msk /*!<Wait timing configuration */
7233 #define FMC_BCR4_WREN_Pos (12U)
7234 #define FMC_BCR4_WREN_Msk (0x1U << FMC_BCR4_WREN_Pos) /*!< 0x00001000 */
7235 #define FMC_BCR4_WREN FMC_BCR4_WREN_Msk /*!<Write enable bit */
7236 #define FMC_BCR4_WAITEN_Pos (13U)
7237 #define FMC_BCR4_WAITEN_Msk (0x1U << FMC_BCR4_WAITEN_Pos) /*!< 0x00002000 */
7238 #define FMC_BCR4_WAITEN FMC_BCR4_WAITEN_Msk /*!<Wait enable bit */
7239 #define FMC_BCR4_EXTMOD_Pos (14U)
7240 #define FMC_BCR4_EXTMOD_Msk (0x1U << FMC_BCR4_EXTMOD_Pos) /*!< 0x00004000 */
7241 #define FMC_BCR4_EXTMOD FMC_BCR4_EXTMOD_Msk /*!<Extended mode enable */
7242 #define FMC_BCR4_ASYNCWAIT_Pos (15U)
7243 #define FMC_BCR4_ASYNCWAIT_Msk (0x1U << FMC_BCR4_ASYNCWAIT_Pos) /*!< 0x00008000 */
7244 #define FMC_BCR4_ASYNCWAIT FMC_BCR4_ASYNCWAIT_Msk /*!<Asynchronous wait */
7245 #define FMC_BCR4_CBURSTRW_Pos (19U)
7246 #define FMC_BCR4_CBURSTRW_Msk (0x1U << FMC_BCR4_CBURSTRW_Pos) /*!< 0x00080000 */
7247 #define FMC_BCR4_CBURSTRW FMC_BCR4_CBURSTRW_Msk /*!<Write burst enable */
7248
7249 /****************** Bit definition for FMC_BTR1 register ******************/
7250 #define FMC_BTR1_ADDSET_Pos (0U)
7251 #define FMC_BTR1_ADDSET_Msk (0xFU << FMC_BTR1_ADDSET_Pos) /*!< 0x0000000F */
7252 #define FMC_BTR1_ADDSET FMC_BTR1_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7253 #define FMC_BTR1_ADDSET_0 (0x1U << FMC_BTR1_ADDSET_Pos) /*!< 0x00000001 */
7254 #define FMC_BTR1_ADDSET_1 (0x2U << FMC_BTR1_ADDSET_Pos) /*!< 0x00000002 */
7255 #define FMC_BTR1_ADDSET_2 (0x4U << FMC_BTR1_ADDSET_Pos) /*!< 0x00000004 */
7256 #define FMC_BTR1_ADDSET_3 (0x8U << FMC_BTR1_ADDSET_Pos) /*!< 0x00000008 */
7257
7258 #define FMC_BTR1_ADDHLD_Pos (4U)
7259 #define FMC_BTR1_ADDHLD_Msk (0xFU << FMC_BTR1_ADDHLD_Pos) /*!< 0x000000F0 */
7260 #define FMC_BTR1_ADDHLD FMC_BTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7261 #define FMC_BTR1_ADDHLD_0 (0x1U << FMC_BTR1_ADDHLD_Pos) /*!< 0x00000010 */
7262 #define FMC_BTR1_ADDHLD_1 (0x2U << FMC_BTR1_ADDHLD_Pos) /*!< 0x00000020 */
7263 #define FMC_BTR1_ADDHLD_2 (0x4U << FMC_BTR1_ADDHLD_Pos) /*!< 0x00000040 */
7264 #define FMC_BTR1_ADDHLD_3 (0x8U << FMC_BTR1_ADDHLD_Pos) /*!< 0x00000080 */
7265
7266 #define FMC_BTR1_DATAST_Pos (8U)
7267 #define FMC_BTR1_DATAST_Msk (0xFFU << FMC_BTR1_DATAST_Pos) /*!< 0x0000FF00 */
7268 #define FMC_BTR1_DATAST FMC_BTR1_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
7269 #define FMC_BTR1_DATAST_0 (0x01U << FMC_BTR1_DATAST_Pos) /*!< 0x00000100 */
7270 #define FMC_BTR1_DATAST_1 (0x02U << FMC_BTR1_DATAST_Pos) /*!< 0x00000200 */
7271 #define FMC_BTR1_DATAST_2 (0x04U << FMC_BTR1_DATAST_Pos) /*!< 0x00000400 */
7272 #define FMC_BTR1_DATAST_3 (0x08U << FMC_BTR1_DATAST_Pos) /*!< 0x00000800 */
7273 #define FMC_BTR1_DATAST_4 (0x10U << FMC_BTR1_DATAST_Pos) /*!< 0x00001000 */
7274 #define FMC_BTR1_DATAST_5 (0x20U << FMC_BTR1_DATAST_Pos) /*!< 0x00002000 */
7275 #define FMC_BTR1_DATAST_6 (0x40U << FMC_BTR1_DATAST_Pos) /*!< 0x00004000 */
7276 #define FMC_BTR1_DATAST_7 (0x80U << FMC_BTR1_DATAST_Pos) /*!< 0x00008000 */
7277
7278 #define FMC_BTR1_BUSTURN_Pos (16U)
7279 #define FMC_BTR1_BUSTURN_Msk (0xFU << FMC_BTR1_BUSTURN_Pos) /*!< 0x000F0000 */
7280 #define FMC_BTR1_BUSTURN FMC_BTR1_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
7281 #define FMC_BTR1_BUSTURN_0 (0x1U << FMC_BTR1_BUSTURN_Pos) /*!< 0x00010000 */
7282 #define FMC_BTR1_BUSTURN_1 (0x2U << FMC_BTR1_BUSTURN_Pos) /*!< 0x00020000 */
7283 #define FMC_BTR1_BUSTURN_2 (0x4U << FMC_BTR1_BUSTURN_Pos) /*!< 0x00040000 */
7284 #define FMC_BTR1_BUSTURN_3 (0x8U << FMC_BTR1_BUSTURN_Pos) /*!< 0x00080000 */
7285
7286 #define FMC_BTR1_CLKDIV_Pos (20U)
7287 #define FMC_BTR1_CLKDIV_Msk (0xFU << FMC_BTR1_CLKDIV_Pos) /*!< 0x00F00000 */
7288 #define FMC_BTR1_CLKDIV FMC_BTR1_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
7289 #define FMC_BTR1_CLKDIV_0 (0x1U << FMC_BTR1_CLKDIV_Pos) /*!< 0x00100000 */
7290 #define FMC_BTR1_CLKDIV_1 (0x2U << FMC_BTR1_CLKDIV_Pos) /*!< 0x00200000 */
7291 #define FMC_BTR1_CLKDIV_2 (0x4U << FMC_BTR1_CLKDIV_Pos) /*!< 0x00400000 */
7292 #define FMC_BTR1_CLKDIV_3 (0x8U << FMC_BTR1_CLKDIV_Pos) /*!< 0x00800000 */
7293
7294 #define FMC_BTR1_DATLAT_Pos (24U)
7295 #define FMC_BTR1_DATLAT_Msk (0xFU << FMC_BTR1_DATLAT_Pos) /*!< 0x0F000000 */
7296 #define FMC_BTR1_DATLAT FMC_BTR1_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
7297 #define FMC_BTR1_DATLAT_0 (0x1U << FMC_BTR1_DATLAT_Pos) /*!< 0x01000000 */
7298 #define FMC_BTR1_DATLAT_1 (0x2U << FMC_BTR1_DATLAT_Pos) /*!< 0x02000000 */
7299 #define FMC_BTR1_DATLAT_2 (0x4U << FMC_BTR1_DATLAT_Pos) /*!< 0x04000000 */
7300 #define FMC_BTR1_DATLAT_3 (0x8U << FMC_BTR1_DATLAT_Pos) /*!< 0x08000000 */
7301
7302 #define FMC_BTR1_ACCMOD_Pos (28U)
7303 #define FMC_BTR1_ACCMOD_Msk (0x3U << FMC_BTR1_ACCMOD_Pos) /*!< 0x30000000 */
7304 #define FMC_BTR1_ACCMOD FMC_BTR1_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7305 #define FMC_BTR1_ACCMOD_0 (0x1U << FMC_BTR1_ACCMOD_Pos) /*!< 0x10000000 */
7306 #define FMC_BTR1_ACCMOD_1 (0x2U << FMC_BTR1_ACCMOD_Pos) /*!< 0x20000000 */
7307
7308 /****************** Bit definition for FMC_BTR2 register *******************/
7309 #define FMC_BTR2_ADDSET_Pos (0U)
7310 #define FMC_BTR2_ADDSET_Msk (0xFU << FMC_BTR2_ADDSET_Pos) /*!< 0x0000000F */
7311 #define FMC_BTR2_ADDSET FMC_BTR2_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7312 #define FMC_BTR2_ADDSET_0 (0x1U << FMC_BTR2_ADDSET_Pos) /*!< 0x00000001 */
7313 #define FMC_BTR2_ADDSET_1 (0x2U << FMC_BTR2_ADDSET_Pos) /*!< 0x00000002 */
7314 #define FMC_BTR2_ADDSET_2 (0x4U << FMC_BTR2_ADDSET_Pos) /*!< 0x00000004 */
7315 #define FMC_BTR2_ADDSET_3 (0x8U << FMC_BTR2_ADDSET_Pos) /*!< 0x00000008 */
7316
7317 #define FMC_BTR2_ADDHLD_Pos (4U)
7318 #define FMC_BTR2_ADDHLD_Msk (0xFU << FMC_BTR2_ADDHLD_Pos) /*!< 0x000000F0 */
7319 #define FMC_BTR2_ADDHLD FMC_BTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7320 #define FMC_BTR2_ADDHLD_0 (0x1U << FMC_BTR2_ADDHLD_Pos) /*!< 0x00000010 */
7321 #define FMC_BTR2_ADDHLD_1 (0x2U << FMC_BTR2_ADDHLD_Pos) /*!< 0x00000020 */
7322 #define FMC_BTR2_ADDHLD_2 (0x4U << FMC_BTR2_ADDHLD_Pos) /*!< 0x00000040 */
7323 #define FMC_BTR2_ADDHLD_3 (0x8U << FMC_BTR2_ADDHLD_Pos) /*!< 0x00000080 */
7324
7325 #define FMC_BTR2_DATAST_Pos (8U)
7326 #define FMC_BTR2_DATAST_Msk (0xFFU << FMC_BTR2_DATAST_Pos) /*!< 0x0000FF00 */
7327 #define FMC_BTR2_DATAST FMC_BTR2_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
7328 #define FMC_BTR2_DATAST_0 (0x01U << FMC_BTR2_DATAST_Pos) /*!< 0x00000100 */
7329 #define FMC_BTR2_DATAST_1 (0x02U << FMC_BTR2_DATAST_Pos) /*!< 0x00000200 */
7330 #define FMC_BTR2_DATAST_2 (0x04U << FMC_BTR2_DATAST_Pos) /*!< 0x00000400 */
7331 #define FMC_BTR2_DATAST_3 (0x08U << FMC_BTR2_DATAST_Pos) /*!< 0x00000800 */
7332 #define FMC_BTR2_DATAST_4 (0x10U << FMC_BTR2_DATAST_Pos) /*!< 0x00001000 */
7333 #define FMC_BTR2_DATAST_5 (0x20U << FMC_BTR2_DATAST_Pos) /*!< 0x00002000 */
7334 #define FMC_BTR2_DATAST_6 (0x40U << FMC_BTR2_DATAST_Pos) /*!< 0x00004000 */
7335 #define FMC_BTR2_DATAST_7 (0x80U << FMC_BTR2_DATAST_Pos) /*!< 0x00008000 */
7336
7337 #define FMC_BTR2_BUSTURN_Pos (16U)
7338 #define FMC_BTR2_BUSTURN_Msk (0xFU << FMC_BTR2_BUSTURN_Pos) /*!< 0x000F0000 */
7339 #define FMC_BTR2_BUSTURN FMC_BTR2_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
7340 #define FMC_BTR2_BUSTURN_0 (0x1U << FMC_BTR2_BUSTURN_Pos) /*!< 0x00010000 */
7341 #define FMC_BTR2_BUSTURN_1 (0x2U << FMC_BTR2_BUSTURN_Pos) /*!< 0x00020000 */
7342 #define FMC_BTR2_BUSTURN_2 (0x4U << FMC_BTR2_BUSTURN_Pos) /*!< 0x00040000 */
7343 #define FMC_BTR2_BUSTURN_3 (0x8U << FMC_BTR2_BUSTURN_Pos) /*!< 0x00080000 */
7344
7345 #define FMC_BTR2_CLKDIV_Pos (20U)
7346 #define FMC_BTR2_CLKDIV_Msk (0xFU << FMC_BTR2_CLKDIV_Pos) /*!< 0x00F00000 */
7347 #define FMC_BTR2_CLKDIV FMC_BTR2_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
7348 #define FMC_BTR2_CLKDIV_0 (0x1U << FMC_BTR2_CLKDIV_Pos) /*!< 0x00100000 */
7349 #define FMC_BTR2_CLKDIV_1 (0x2U << FMC_BTR2_CLKDIV_Pos) /*!< 0x00200000 */
7350 #define FMC_BTR2_CLKDIV_2 (0x4U << FMC_BTR2_CLKDIV_Pos) /*!< 0x00400000 */
7351 #define FMC_BTR2_CLKDIV_3 (0x8U << FMC_BTR2_CLKDIV_Pos) /*!< 0x00800000 */
7352
7353 #define FMC_BTR2_DATLAT_Pos (24U)
7354 #define FMC_BTR2_DATLAT_Msk (0xFU << FMC_BTR2_DATLAT_Pos) /*!< 0x0F000000 */
7355 #define FMC_BTR2_DATLAT FMC_BTR2_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
7356 #define FMC_BTR2_DATLAT_0 (0x1U << FMC_BTR2_DATLAT_Pos) /*!< 0x01000000 */
7357 #define FMC_BTR2_DATLAT_1 (0x2U << FMC_BTR2_DATLAT_Pos) /*!< 0x02000000 */
7358 #define FMC_BTR2_DATLAT_2 (0x4U << FMC_BTR2_DATLAT_Pos) /*!< 0x04000000 */
7359 #define FMC_BTR2_DATLAT_3 (0x8U << FMC_BTR2_DATLAT_Pos) /*!< 0x08000000 */
7360
7361 #define FMC_BTR2_ACCMOD_Pos (28U)
7362 #define FMC_BTR2_ACCMOD_Msk (0x3U << FMC_BTR2_ACCMOD_Pos) /*!< 0x30000000 */
7363 #define FMC_BTR2_ACCMOD FMC_BTR2_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7364 #define FMC_BTR2_ACCMOD_0 (0x1U << FMC_BTR2_ACCMOD_Pos) /*!< 0x10000000 */
7365 #define FMC_BTR2_ACCMOD_1 (0x2U << FMC_BTR2_ACCMOD_Pos) /*!< 0x20000000 */
7366
7367 /******************* Bit definition for FMC_BTR3 register *******************/
7368 #define FMC_BTR3_ADDSET_Pos (0U)
7369 #define FMC_BTR3_ADDSET_Msk (0xFU << FMC_BTR3_ADDSET_Pos) /*!< 0x0000000F */
7370 #define FMC_BTR3_ADDSET FMC_BTR3_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7371 #define FMC_BTR3_ADDSET_0 (0x1U << FMC_BTR3_ADDSET_Pos) /*!< 0x00000001 */
7372 #define FMC_BTR3_ADDSET_1 (0x2U << FMC_BTR3_ADDSET_Pos) /*!< 0x00000002 */
7373 #define FMC_BTR3_ADDSET_2 (0x4U << FMC_BTR3_ADDSET_Pos) /*!< 0x00000004 */
7374 #define FMC_BTR3_ADDSET_3 (0x8U << FMC_BTR3_ADDSET_Pos) /*!< 0x00000008 */
7375
7376 #define FMC_BTR3_ADDHLD_Pos (4U)
7377 #define FMC_BTR3_ADDHLD_Msk (0xFU << FMC_BTR3_ADDHLD_Pos) /*!< 0x000000F0 */
7378 #define FMC_BTR3_ADDHLD FMC_BTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7379 #define FMC_BTR3_ADDHLD_0 (0x1U << FMC_BTR3_ADDHLD_Pos) /*!< 0x00000010 */
7380 #define FMC_BTR3_ADDHLD_1 (0x2U << FMC_BTR3_ADDHLD_Pos) /*!< 0x00000020 */
7381 #define FMC_BTR3_ADDHLD_2 (0x4U << FMC_BTR3_ADDHLD_Pos) /*!< 0x00000040 */
7382 #define FMC_BTR3_ADDHLD_3 (0x8U << FMC_BTR3_ADDHLD_Pos) /*!< 0x00000080 */
7383
7384 #define FMC_BTR3_DATAST_Pos (8U)
7385 #define FMC_BTR3_DATAST_Msk (0xFFU << FMC_BTR3_DATAST_Pos) /*!< 0x0000FF00 */
7386 #define FMC_BTR3_DATAST FMC_BTR3_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
7387 #define FMC_BTR3_DATAST_0 (0x01U << FMC_BTR3_DATAST_Pos) /*!< 0x00000100 */
7388 #define FMC_BTR3_DATAST_1 (0x02U << FMC_BTR3_DATAST_Pos) /*!< 0x00000200 */
7389 #define FMC_BTR3_DATAST_2 (0x04U << FMC_BTR3_DATAST_Pos) /*!< 0x00000400 */
7390 #define FMC_BTR3_DATAST_3 (0x08U << FMC_BTR3_DATAST_Pos) /*!< 0x00000800 */
7391 #define FMC_BTR3_DATAST_4 (0x10U << FMC_BTR3_DATAST_Pos) /*!< 0x00001000 */
7392 #define FMC_BTR3_DATAST_5 (0x20U << FMC_BTR3_DATAST_Pos) /*!< 0x00002000 */
7393 #define FMC_BTR3_DATAST_6 (0x40U << FMC_BTR3_DATAST_Pos) /*!< 0x00004000 */
7394 #define FMC_BTR3_DATAST_7 (0x80U << FMC_BTR3_DATAST_Pos) /*!< 0x00008000 */
7395
7396 #define FMC_BTR3_BUSTURN_Pos (16U)
7397 #define FMC_BTR3_BUSTURN_Msk (0xFU << FMC_BTR3_BUSTURN_Pos) /*!< 0x000F0000 */
7398 #define FMC_BTR3_BUSTURN FMC_BTR3_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
7399 #define FMC_BTR3_BUSTURN_0 (0x1U << FMC_BTR3_BUSTURN_Pos) /*!< 0x00010000 */
7400 #define FMC_BTR3_BUSTURN_1 (0x2U << FMC_BTR3_BUSTURN_Pos) /*!< 0x00020000 */
7401 #define FMC_BTR3_BUSTURN_2 (0x4U << FMC_BTR3_BUSTURN_Pos) /*!< 0x00040000 */
7402 #define FMC_BTR3_BUSTURN_3 (0x8U << FMC_BTR3_BUSTURN_Pos) /*!< 0x00080000 */
7403
7404 #define FMC_BTR3_CLKDIV_Pos (20U)
7405 #define FMC_BTR3_CLKDIV_Msk (0xFU << FMC_BTR3_CLKDIV_Pos) /*!< 0x00F00000 */
7406 #define FMC_BTR3_CLKDIV FMC_BTR3_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
7407 #define FMC_BTR3_CLKDIV_0 (0x1U << FMC_BTR3_CLKDIV_Pos) /*!< 0x00100000 */
7408 #define FMC_BTR3_CLKDIV_1 (0x2U << FMC_BTR3_CLKDIV_Pos) /*!< 0x00200000 */
7409 #define FMC_BTR3_CLKDIV_2 (0x4U << FMC_BTR3_CLKDIV_Pos) /*!< 0x00400000 */
7410 #define FMC_BTR3_CLKDIV_3 (0x8U << FMC_BTR3_CLKDIV_Pos) /*!< 0x00800000 */
7411
7412 #define FMC_BTR3_DATLAT_Pos (24U)
7413 #define FMC_BTR3_DATLAT_Msk (0xFU << FMC_BTR3_DATLAT_Pos) /*!< 0x0F000000 */
7414 #define FMC_BTR3_DATLAT FMC_BTR3_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
7415 #define FMC_BTR3_DATLAT_0 (0x1U << FMC_BTR3_DATLAT_Pos) /*!< 0x01000000 */
7416 #define FMC_BTR3_DATLAT_1 (0x2U << FMC_BTR3_DATLAT_Pos) /*!< 0x02000000 */
7417 #define FMC_BTR3_DATLAT_2 (0x4U << FMC_BTR3_DATLAT_Pos) /*!< 0x04000000 */
7418 #define FMC_BTR3_DATLAT_3 (0x8U << FMC_BTR3_DATLAT_Pos) /*!< 0x08000000 */
7419
7420 #define FMC_BTR3_ACCMOD_Pos (28U)
7421 #define FMC_BTR3_ACCMOD_Msk (0x3U << FMC_BTR3_ACCMOD_Pos) /*!< 0x30000000 */
7422 #define FMC_BTR3_ACCMOD FMC_BTR3_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7423 #define FMC_BTR3_ACCMOD_0 (0x1U << FMC_BTR3_ACCMOD_Pos) /*!< 0x10000000 */
7424 #define FMC_BTR3_ACCMOD_1 (0x2U << FMC_BTR3_ACCMOD_Pos) /*!< 0x20000000 */
7425
7426 /****************** Bit definition for FMC_BTR4 register *******************/
7427 #define FMC_BTR4_ADDSET_Pos (0U)
7428 #define FMC_BTR4_ADDSET_Msk (0xFU << FMC_BTR4_ADDSET_Pos) /*!< 0x0000000F */
7429 #define FMC_BTR4_ADDSET FMC_BTR4_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7430 #define FMC_BTR4_ADDSET_0 (0x1U << FMC_BTR4_ADDSET_Pos) /*!< 0x00000001 */
7431 #define FMC_BTR4_ADDSET_1 (0x2U << FMC_BTR4_ADDSET_Pos) /*!< 0x00000002 */
7432 #define FMC_BTR4_ADDSET_2 (0x4U << FMC_BTR4_ADDSET_Pos) /*!< 0x00000004 */
7433 #define FMC_BTR4_ADDSET_3 (0x8U << FMC_BTR4_ADDSET_Pos) /*!< 0x00000008 */
7434
7435 #define FMC_BTR4_ADDHLD_Pos (4U)
7436 #define FMC_BTR4_ADDHLD_Msk (0xFU << FMC_BTR4_ADDHLD_Pos) /*!< 0x000000F0 */
7437 #define FMC_BTR4_ADDHLD FMC_BTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7438 #define FMC_BTR4_ADDHLD_0 (0x1U << FMC_BTR4_ADDHLD_Pos) /*!< 0x00000010 */
7439 #define FMC_BTR4_ADDHLD_1 (0x2U << FMC_BTR4_ADDHLD_Pos) /*!< 0x00000020 */
7440 #define FMC_BTR4_ADDHLD_2 (0x4U << FMC_BTR4_ADDHLD_Pos) /*!< 0x00000040 */
7441 #define FMC_BTR4_ADDHLD_3 (0x8U << FMC_BTR4_ADDHLD_Pos) /*!< 0x00000080 */
7442
7443 #define FMC_BTR4_DATAST_Pos (8U)
7444 #define FMC_BTR4_DATAST_Msk (0xFFU << FMC_BTR4_DATAST_Pos) /*!< 0x0000FF00 */
7445 #define FMC_BTR4_DATAST FMC_BTR4_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
7446 #define FMC_BTR4_DATAST_0 (0x01U << FMC_BTR4_DATAST_Pos) /*!< 0x00000100 */
7447 #define FMC_BTR4_DATAST_1 (0x02U << FMC_BTR4_DATAST_Pos) /*!< 0x00000200 */
7448 #define FMC_BTR4_DATAST_2 (0x04U << FMC_BTR4_DATAST_Pos) /*!< 0x00000400 */
7449 #define FMC_BTR4_DATAST_3 (0x08U << FMC_BTR4_DATAST_Pos) /*!< 0x00000800 */
7450 #define FMC_BTR4_DATAST_4 (0x10U << FMC_BTR4_DATAST_Pos) /*!< 0x00001000 */
7451 #define FMC_BTR4_DATAST_5 (0x20U << FMC_BTR4_DATAST_Pos) /*!< 0x00002000 */
7452 #define FMC_BTR4_DATAST_6 (0x40U << FMC_BTR4_DATAST_Pos) /*!< 0x00004000 */
7453 #define FMC_BTR4_DATAST_7 (0x80U << FMC_BTR4_DATAST_Pos) /*!< 0x00008000 */
7454
7455 #define FMC_BTR4_BUSTURN_Pos (16U)
7456 #define FMC_BTR4_BUSTURN_Msk (0xFU << FMC_BTR4_BUSTURN_Pos) /*!< 0x000F0000 */
7457 #define FMC_BTR4_BUSTURN FMC_BTR4_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
7458 #define FMC_BTR4_BUSTURN_0 (0x1U << FMC_BTR4_BUSTURN_Pos) /*!< 0x00010000 */
7459 #define FMC_BTR4_BUSTURN_1 (0x2U << FMC_BTR4_BUSTURN_Pos) /*!< 0x00020000 */
7460 #define FMC_BTR4_BUSTURN_2 (0x4U << FMC_BTR4_BUSTURN_Pos) /*!< 0x00040000 */
7461 #define FMC_BTR4_BUSTURN_3 (0x8U << FMC_BTR4_BUSTURN_Pos) /*!< 0x00080000 */
7462
7463 #define FMC_BTR4_CLKDIV_Pos (20U)
7464 #define FMC_BTR4_CLKDIV_Msk (0xFU << FMC_BTR4_CLKDIV_Pos) /*!< 0x00F00000 */
7465 #define FMC_BTR4_CLKDIV FMC_BTR4_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
7466 #define FMC_BTR4_CLKDIV_0 (0x1U << FMC_BTR4_CLKDIV_Pos) /*!< 0x00100000 */
7467 #define FMC_BTR4_CLKDIV_1 (0x2U << FMC_BTR4_CLKDIV_Pos) /*!< 0x00200000 */
7468 #define FMC_BTR4_CLKDIV_2 (0x4U << FMC_BTR4_CLKDIV_Pos) /*!< 0x00400000 */
7469 #define FMC_BTR4_CLKDIV_3 (0x8U << FMC_BTR4_CLKDIV_Pos) /*!< 0x00800000 */
7470
7471 #define FMC_BTR4_DATLAT_Pos (24U)
7472 #define FMC_BTR4_DATLAT_Msk (0xFU << FMC_BTR4_DATLAT_Pos) /*!< 0x0F000000 */
7473 #define FMC_BTR4_DATLAT FMC_BTR4_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
7474 #define FMC_BTR4_DATLAT_0 (0x1U << FMC_BTR4_DATLAT_Pos) /*!< 0x01000000 */
7475 #define FMC_BTR4_DATLAT_1 (0x2U << FMC_BTR4_DATLAT_Pos) /*!< 0x02000000 */
7476 #define FMC_BTR4_DATLAT_2 (0x4U << FMC_BTR4_DATLAT_Pos) /*!< 0x04000000 */
7477 #define FMC_BTR4_DATLAT_3 (0x8U << FMC_BTR4_DATLAT_Pos) /*!< 0x08000000 */
7478
7479 #define FMC_BTR4_ACCMOD_Pos (28U)
7480 #define FMC_BTR4_ACCMOD_Msk (0x3U << FMC_BTR4_ACCMOD_Pos) /*!< 0x30000000 */
7481 #define FMC_BTR4_ACCMOD FMC_BTR4_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7482 #define FMC_BTR4_ACCMOD_0 (0x1U << FMC_BTR4_ACCMOD_Pos) /*!< 0x10000000 */
7483 #define FMC_BTR4_ACCMOD_1 (0x2U << FMC_BTR4_ACCMOD_Pos) /*!< 0x20000000 */
7484
7485 /****************** Bit definition for FMC_BWTR1 register ******************/
7486 #define FMC_BWTR1_ADDSET_Pos (0U)
7487 #define FMC_BWTR1_ADDSET_Msk (0xFU << FMC_BWTR1_ADDSET_Pos) /*!< 0x0000000F */
7488 #define FMC_BWTR1_ADDSET FMC_BWTR1_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7489 #define FMC_BWTR1_ADDSET_0 (0x1U << FMC_BWTR1_ADDSET_Pos) /*!< 0x00000001 */
7490 #define FMC_BWTR1_ADDSET_1 (0x2U << FMC_BWTR1_ADDSET_Pos) /*!< 0x00000002 */
7491 #define FMC_BWTR1_ADDSET_2 (0x4U << FMC_BWTR1_ADDSET_Pos) /*!< 0x00000004 */
7492 #define FMC_BWTR1_ADDSET_3 (0x8U << FMC_BWTR1_ADDSET_Pos) /*!< 0x00000008 */
7493
7494 #define FMC_BWTR1_ADDHLD_Pos (4U)
7495 #define FMC_BWTR1_ADDHLD_Msk (0xFU << FMC_BWTR1_ADDHLD_Pos) /*!< 0x000000F0 */
7496 #define FMC_BWTR1_ADDHLD FMC_BWTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7497 #define FMC_BWTR1_ADDHLD_0 (0x1U << FMC_BWTR1_ADDHLD_Pos) /*!< 0x00000010 */
7498 #define FMC_BWTR1_ADDHLD_1 (0x2U << FMC_BWTR1_ADDHLD_Pos) /*!< 0x00000020 */
7499 #define FMC_BWTR1_ADDHLD_2 (0x4U << FMC_BWTR1_ADDHLD_Pos) /*!< 0x00000040 */
7500 #define FMC_BWTR1_ADDHLD_3 (0x8U << FMC_BWTR1_ADDHLD_Pos) /*!< 0x00000080 */
7501
7502 #define FMC_BWTR1_DATAST_Pos (8U)
7503 #define FMC_BWTR1_DATAST_Msk (0xFFU << FMC_BWTR1_DATAST_Pos) /*!< 0x0000FF00 */
7504 #define FMC_BWTR1_DATAST FMC_BWTR1_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
7505 #define FMC_BWTR1_DATAST_0 (0x01U << FMC_BWTR1_DATAST_Pos) /*!< 0x00000100 */
7506 #define FMC_BWTR1_DATAST_1 (0x02U << FMC_BWTR1_DATAST_Pos) /*!< 0x00000200 */
7507 #define FMC_BWTR1_DATAST_2 (0x04U << FMC_BWTR1_DATAST_Pos) /*!< 0x00000400 */
7508 #define FMC_BWTR1_DATAST_3 (0x08U << FMC_BWTR1_DATAST_Pos) /*!< 0x00000800 */
7509 #define FMC_BWTR1_DATAST_4 (0x10U << FMC_BWTR1_DATAST_Pos) /*!< 0x00001000 */
7510 #define FMC_BWTR1_DATAST_5 (0x20U << FMC_BWTR1_DATAST_Pos) /*!< 0x00002000 */
7511 #define FMC_BWTR1_DATAST_6 (0x40U << FMC_BWTR1_DATAST_Pos) /*!< 0x00004000 */
7512 #define FMC_BWTR1_DATAST_7 (0x80U << FMC_BWTR1_DATAST_Pos) /*!< 0x00008000 */
7513
7514 #define FMC_BWTR1_BUSTURN_Pos (16U)
7515 #define FMC_BWTR1_BUSTURN_Msk (0xFU << FMC_BWTR1_BUSTURN_Pos) /*!< 0x000F0000 */
7516 #define FMC_BWTR1_BUSTURN FMC_BWTR1_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
7517 #define FMC_BWTR1_BUSTURN_0 (0x1U << FMC_BWTR1_BUSTURN_Pos) /*!< 0x00010000 */
7518 #define FMC_BWTR1_BUSTURN_1 (0x2U << FMC_BWTR1_BUSTURN_Pos) /*!< 0x00020000 */
7519 #define FMC_BWTR1_BUSTURN_2 (0x4U << FMC_BWTR1_BUSTURN_Pos) /*!< 0x00040000 */
7520 #define FMC_BWTR1_BUSTURN_3 (0x8U << FMC_BWTR1_BUSTURN_Pos) /*!< 0x00080000 */
7521
7522 #define FMC_BWTR1_ACCMOD_Pos (28U)
7523 #define FMC_BWTR1_ACCMOD_Msk (0x3U << FMC_BWTR1_ACCMOD_Pos) /*!< 0x30000000 */
7524 #define FMC_BWTR1_ACCMOD FMC_BWTR1_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7525 #define FMC_BWTR1_ACCMOD_0 (0x1U << FMC_BWTR1_ACCMOD_Pos) /*!< 0x10000000 */
7526 #define FMC_BWTR1_ACCMOD_1 (0x2U << FMC_BWTR1_ACCMOD_Pos) /*!< 0x20000000 */
7527
7528 /****************** Bit definition for FMC_BWTR2 register ******************/
7529 #define FMC_BWTR2_ADDSET_Pos (0U)
7530 #define FMC_BWTR2_ADDSET_Msk (0xFU << FMC_BWTR2_ADDSET_Pos) /*!< 0x0000000F */
7531 #define FMC_BWTR2_ADDSET FMC_BWTR2_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7532 #define FMC_BWTR2_ADDSET_0 (0x1U << FMC_BWTR2_ADDSET_Pos) /*!< 0x00000001 */
7533 #define FMC_BWTR2_ADDSET_1 (0x2U << FMC_BWTR2_ADDSET_Pos) /*!< 0x00000002 */
7534 #define FMC_BWTR2_ADDSET_2 (0x4U << FMC_BWTR2_ADDSET_Pos) /*!< 0x00000004 */
7535 #define FMC_BWTR2_ADDSET_3 (0x8U << FMC_BWTR2_ADDSET_Pos) /*!< 0x00000008 */
7536
7537 #define FMC_BWTR2_ADDHLD_Pos (4U)
7538 #define FMC_BWTR2_ADDHLD_Msk (0xFU << FMC_BWTR2_ADDHLD_Pos) /*!< 0x000000F0 */
7539 #define FMC_BWTR2_ADDHLD FMC_BWTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7540 #define FMC_BWTR2_ADDHLD_0 (0x1U << FMC_BWTR2_ADDHLD_Pos) /*!< 0x00000010 */
7541 #define FMC_BWTR2_ADDHLD_1 (0x2U << FMC_BWTR2_ADDHLD_Pos) /*!< 0x00000020 */
7542 #define FMC_BWTR2_ADDHLD_2 (0x4U << FMC_BWTR2_ADDHLD_Pos) /*!< 0x00000040 */
7543 #define FMC_BWTR2_ADDHLD_3 (0x8U << FMC_BWTR2_ADDHLD_Pos) /*!< 0x00000080 */
7544
7545 #define FMC_BWTR2_DATAST_Pos (8U)
7546 #define FMC_BWTR2_DATAST_Msk (0xFFU << FMC_BWTR2_DATAST_Pos) /*!< 0x0000FF00 */
7547 #define FMC_BWTR2_DATAST FMC_BWTR2_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
7548 #define FMC_BWTR2_DATAST_0 (0x01U << FMC_BWTR2_DATAST_Pos) /*!< 0x00000100 */
7549 #define FMC_BWTR2_DATAST_1 (0x02U << FMC_BWTR2_DATAST_Pos) /*!< 0x00000200 */
7550 #define FMC_BWTR2_DATAST_2 (0x04U << FMC_BWTR2_DATAST_Pos) /*!< 0x00000400 */
7551 #define FMC_BWTR2_DATAST_3 (0x08U << FMC_BWTR2_DATAST_Pos) /*!< 0x00000800 */
7552 #define FMC_BWTR2_DATAST_4 (0x10U << FMC_BWTR2_DATAST_Pos) /*!< 0x00001000 */
7553 #define FMC_BWTR2_DATAST_5 (0x20U << FMC_BWTR2_DATAST_Pos) /*!< 0x00002000 */
7554 #define FMC_BWTR2_DATAST_6 (0x40U << FMC_BWTR2_DATAST_Pos) /*!< 0x00004000 */
7555 #define FMC_BWTR2_DATAST_7 (0x80U << FMC_BWTR2_DATAST_Pos) /*!< 0x00008000 */
7556
7557 #define FMC_BWTR2_BUSTURN_Pos (16U)
7558 #define FMC_BWTR2_BUSTURN_Msk (0xFU << FMC_BWTR2_BUSTURN_Pos) /*!< 0x000F0000 */
7559 #define FMC_BWTR2_BUSTURN FMC_BWTR2_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
7560 #define FMC_BWTR2_BUSTURN_0 (0x1U << FMC_BWTR2_BUSTURN_Pos) /*!< 0x00010000 */
7561 #define FMC_BWTR2_BUSTURN_1 (0x2U << FMC_BWTR2_BUSTURN_Pos) /*!< 0x00020000 */
7562 #define FMC_BWTR2_BUSTURN_2 (0x4U << FMC_BWTR2_BUSTURN_Pos) /*!< 0x00040000 */
7563 #define FMC_BWTR2_BUSTURN_3 (0x8U << FMC_BWTR2_BUSTURN_Pos) /*!< 0x00080000 */
7564
7565 #define FMC_BWTR2_ACCMOD_Pos (28U)
7566 #define FMC_BWTR2_ACCMOD_Msk (0x3U << FMC_BWTR2_ACCMOD_Pos) /*!< 0x30000000 */
7567 #define FMC_BWTR2_ACCMOD FMC_BWTR2_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7568 #define FMC_BWTR2_ACCMOD_0 (0x1U << FMC_BWTR2_ACCMOD_Pos) /*!< 0x10000000 */
7569 #define FMC_BWTR2_ACCMOD_1 (0x2U << FMC_BWTR2_ACCMOD_Pos) /*!< 0x20000000 */
7570
7571 /****************** Bit definition for FMC_BWTR3 register ******************/
7572 #define FMC_BWTR3_ADDSET_Pos (0U)
7573 #define FMC_BWTR3_ADDSET_Msk (0xFU << FMC_BWTR3_ADDSET_Pos) /*!< 0x0000000F */
7574 #define FMC_BWTR3_ADDSET FMC_BWTR3_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7575 #define FMC_BWTR3_ADDSET_0 (0x1U << FMC_BWTR3_ADDSET_Pos) /*!< 0x00000001 */
7576 #define FMC_BWTR3_ADDSET_1 (0x2U << FMC_BWTR3_ADDSET_Pos) /*!< 0x00000002 */
7577 #define FMC_BWTR3_ADDSET_2 (0x4U << FMC_BWTR3_ADDSET_Pos) /*!< 0x00000004 */
7578 #define FMC_BWTR3_ADDSET_3 (0x8U << FMC_BWTR3_ADDSET_Pos) /*!< 0x00000008 */
7579
7580 #define FMC_BWTR3_ADDHLD_Pos (4U)
7581 #define FMC_BWTR3_ADDHLD_Msk (0xFU << FMC_BWTR3_ADDHLD_Pos) /*!< 0x000000F0 */
7582 #define FMC_BWTR3_ADDHLD FMC_BWTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7583 #define FMC_BWTR3_ADDHLD_0 (0x1U << FMC_BWTR3_ADDHLD_Pos) /*!< 0x00000010 */
7584 #define FMC_BWTR3_ADDHLD_1 (0x2U << FMC_BWTR3_ADDHLD_Pos) /*!< 0x00000020 */
7585 #define FMC_BWTR3_ADDHLD_2 (0x4U << FMC_BWTR3_ADDHLD_Pos) /*!< 0x00000040 */
7586 #define FMC_BWTR3_ADDHLD_3 (0x8U << FMC_BWTR3_ADDHLD_Pos) /*!< 0x00000080 */
7587
7588 #define FMC_BWTR3_DATAST_Pos (8U)
7589 #define FMC_BWTR3_DATAST_Msk (0xFFU << FMC_BWTR3_DATAST_Pos) /*!< 0x0000FF00 */
7590 #define FMC_BWTR3_DATAST FMC_BWTR3_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
7591 #define FMC_BWTR3_DATAST_0 (0x01U << FMC_BWTR3_DATAST_Pos) /*!< 0x00000100 */
7592 #define FMC_BWTR3_DATAST_1 (0x02U << FMC_BWTR3_DATAST_Pos) /*!< 0x00000200 */
7593 #define FMC_BWTR3_DATAST_2 (0x04U << FMC_BWTR3_DATAST_Pos) /*!< 0x00000400 */
7594 #define FMC_BWTR3_DATAST_3 (0x08U << FMC_BWTR3_DATAST_Pos) /*!< 0x00000800 */
7595 #define FMC_BWTR3_DATAST_4 (0x10U << FMC_BWTR3_DATAST_Pos) /*!< 0x00001000 */
7596 #define FMC_BWTR3_DATAST_5 (0x20U << FMC_BWTR3_DATAST_Pos) /*!< 0x00002000 */
7597 #define FMC_BWTR3_DATAST_6 (0x40U << FMC_BWTR3_DATAST_Pos) /*!< 0x00004000 */
7598 #define FMC_BWTR3_DATAST_7 (0x80U << FMC_BWTR3_DATAST_Pos) /*!< 0x00008000 */
7599
7600 #define FMC_BWTR3_BUSTURN_Pos (16U)
7601 #define FMC_BWTR3_BUSTURN_Msk (0xFU << FMC_BWTR3_BUSTURN_Pos) /*!< 0x000F0000 */
7602 #define FMC_BWTR3_BUSTURN FMC_BWTR3_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
7603 #define FMC_BWTR3_BUSTURN_0 (0x1U << FMC_BWTR3_BUSTURN_Pos) /*!< 0x00010000 */
7604 #define FMC_BWTR3_BUSTURN_1 (0x2U << FMC_BWTR3_BUSTURN_Pos) /*!< 0x00020000 */
7605 #define FMC_BWTR3_BUSTURN_2 (0x4U << FMC_BWTR3_BUSTURN_Pos) /*!< 0x00040000 */
7606 #define FMC_BWTR3_BUSTURN_3 (0x8U << FMC_BWTR3_BUSTURN_Pos) /*!< 0x00080000 */
7607
7608 #define FMC_BWTR3_ACCMOD_Pos (28U)
7609 #define FMC_BWTR3_ACCMOD_Msk (0x3U << FMC_BWTR3_ACCMOD_Pos) /*!< 0x30000000 */
7610 #define FMC_BWTR3_ACCMOD FMC_BWTR3_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7611 #define FMC_BWTR3_ACCMOD_0 (0x1U << FMC_BWTR3_ACCMOD_Pos) /*!< 0x10000000 */
7612 #define FMC_BWTR3_ACCMOD_1 (0x2U << FMC_BWTR3_ACCMOD_Pos) /*!< 0x20000000 */
7613
7614 /****************** Bit definition for FMC_BWTR4 register ******************/
7615 #define FMC_BWTR4_ADDSET_Pos (0U)
7616 #define FMC_BWTR4_ADDSET_Msk (0xFU << FMC_BWTR4_ADDSET_Pos) /*!< 0x0000000F */
7617 #define FMC_BWTR4_ADDSET FMC_BWTR4_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7618 #define FMC_BWTR4_ADDSET_0 (0x1U << FMC_BWTR4_ADDSET_Pos) /*!< 0x00000001 */
7619 #define FMC_BWTR4_ADDSET_1 (0x2U << FMC_BWTR4_ADDSET_Pos) /*!< 0x00000002 */
7620 #define FMC_BWTR4_ADDSET_2 (0x4U << FMC_BWTR4_ADDSET_Pos) /*!< 0x00000004 */
7621 #define FMC_BWTR4_ADDSET_3 (0x8U << FMC_BWTR4_ADDSET_Pos) /*!< 0x00000008 */
7622
7623 #define FMC_BWTR4_ADDHLD_Pos (4U)
7624 #define FMC_BWTR4_ADDHLD_Msk (0xFU << FMC_BWTR4_ADDHLD_Pos) /*!< 0x000000F0 */
7625 #define FMC_BWTR4_ADDHLD FMC_BWTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7626 #define FMC_BWTR4_ADDHLD_0 (0x1U << FMC_BWTR4_ADDHLD_Pos) /*!< 0x00000010 */
7627 #define FMC_BWTR4_ADDHLD_1 (0x2U << FMC_BWTR4_ADDHLD_Pos) /*!< 0x00000020 */
7628 #define FMC_BWTR4_ADDHLD_2 (0x4U << FMC_BWTR4_ADDHLD_Pos) /*!< 0x00000040 */
7629 #define FMC_BWTR4_ADDHLD_3 (0x8U << FMC_BWTR4_ADDHLD_Pos) /*!< 0x00000080 */
7630
7631 #define FMC_BWTR4_DATAST_Pos (8U)
7632 #define FMC_BWTR4_DATAST_Msk (0xFFU << FMC_BWTR4_DATAST_Pos) /*!< 0x0000FF00 */
7633 #define FMC_BWTR4_DATAST FMC_BWTR4_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
7634 #define FMC_BWTR4_DATAST_0 (0x01U << FMC_BWTR4_DATAST_Pos) /*!< 0x00000100 */
7635 #define FMC_BWTR4_DATAST_1 (0x02U << FMC_BWTR4_DATAST_Pos) /*!< 0x00000200 */
7636 #define FMC_BWTR4_DATAST_2 (0x04U << FMC_BWTR4_DATAST_Pos) /*!< 0x00000400 */
7637 #define FMC_BWTR4_DATAST_3 (0x08U << FMC_BWTR4_DATAST_Pos) /*!< 0x00000800 */
7638 #define FMC_BWTR4_DATAST_4 (0x10U << FMC_BWTR4_DATAST_Pos) /*!< 0x00001000 */
7639 #define FMC_BWTR4_DATAST_5 (0x20U << FMC_BWTR4_DATAST_Pos) /*!< 0x00002000 */
7640 #define FMC_BWTR4_DATAST_6 (0x40U << FMC_BWTR4_DATAST_Pos) /*!< 0x00004000 */
7641 #define FMC_BWTR4_DATAST_7 (0x80U << FMC_BWTR4_DATAST_Pos) /*!< 0x00008000 */
7642
7643 #define FMC_BWTR4_BUSTURN_Pos (16U)
7644 #define FMC_BWTR4_BUSTURN_Msk (0xFU << FMC_BWTR4_BUSTURN_Pos) /*!< 0x000F0000 */
7645 #define FMC_BWTR4_BUSTURN FMC_BWTR4_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
7646 #define FMC_BWTR4_BUSTURN_0 (0x1U << FMC_BWTR4_BUSTURN_Pos) /*!< 0x00010000 */
7647 #define FMC_BWTR4_BUSTURN_1 (0x2U << FMC_BWTR4_BUSTURN_Pos) /*!< 0x00020000 */
7648 #define FMC_BWTR4_BUSTURN_2 (0x4U << FMC_BWTR4_BUSTURN_Pos) /*!< 0x00040000 */
7649 #define FMC_BWTR4_BUSTURN_3 (0x8U << FMC_BWTR4_BUSTURN_Pos) /*!< 0x00080000 */
7650
7651 #define FMC_BWTR4_ACCMOD_Pos (28U)
7652 #define FMC_BWTR4_ACCMOD_Msk (0x3U << FMC_BWTR4_ACCMOD_Pos) /*!< 0x30000000 */
7653 #define FMC_BWTR4_ACCMOD FMC_BWTR4_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7654 #define FMC_BWTR4_ACCMOD_0 (0x1U << FMC_BWTR4_ACCMOD_Pos) /*!< 0x10000000 */
7655 #define FMC_BWTR4_ACCMOD_1 (0x2U << FMC_BWTR4_ACCMOD_Pos) /*!< 0x20000000 */
7656
7657 /****************** Bit definition for FMC_PCR register *******************/
7658 #define FMC_PCR_PWAITEN_Pos (1U)
7659 #define FMC_PCR_PWAITEN_Msk (0x1U << FMC_PCR_PWAITEN_Pos) /*!< 0x00000002 */
7660 #define FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk /*!<Wait feature enable bit */
7661 #define FMC_PCR_PBKEN_Pos (2U)
7662 #define FMC_PCR_PBKEN_Msk (0x1U << FMC_PCR_PBKEN_Pos) /*!< 0x00000004 */
7663 #define FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk /*!<PC Card/NAND Flash memory bank enable bit */
7664 #define FMC_PCR_PTYP_Pos (3U)
7665 #define FMC_PCR_PTYP_Msk (0x1U << FMC_PCR_PTYP_Pos) /*!< 0x00000008 */
7666 #define FMC_PCR_PTYP FMC_PCR_PTYP_Msk /*!<Memory type */
7667
7668 #define FMC_PCR_PWID_Pos (4U)
7669 #define FMC_PCR_PWID_Msk (0x3U << FMC_PCR_PWID_Pos) /*!< 0x00000030 */
7670 #define FMC_PCR_PWID FMC_PCR_PWID_Msk /*!<PWID[1:0] bits (NAND Flash databus width) */
7671 #define FMC_PCR_PWID_0 (0x1U << FMC_PCR_PWID_Pos) /*!< 0x00000010 */
7672 #define FMC_PCR_PWID_1 (0x2U << FMC_PCR_PWID_Pos) /*!< 0x00000020 */
7673
7674 #define FMC_PCR_ECCEN_Pos (6U)
7675 #define FMC_PCR_ECCEN_Msk (0x1U << FMC_PCR_ECCEN_Pos) /*!< 0x00000040 */
7676 #define FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk /*!<ECC computation logic enable bit */
7677
7678 #define FMC_PCR_TCLR_Pos (9U)
7679 #define FMC_PCR_TCLR_Msk (0xFU << FMC_PCR_TCLR_Pos) /*!< 0x00001E00 */
7680 #define FMC_PCR_TCLR FMC_PCR_TCLR_Msk /*!<TCLR[3:0] bits (CLE to RE delay) */
7681 #define FMC_PCR_TCLR_0 (0x1U << FMC_PCR_TCLR_Pos) /*!< 0x00000200 */
7682 #define FMC_PCR_TCLR_1 (0x2U << FMC_PCR_TCLR_Pos) /*!< 0x00000400 */
7683 #define FMC_PCR_TCLR_2 (0x4U << FMC_PCR_TCLR_Pos) /*!< 0x00000800 */
7684 #define FMC_PCR_TCLR_3 (0x8U << FMC_PCR_TCLR_Pos) /*!< 0x00001000 */
7685
7686 #define FMC_PCR_TAR_Pos (13U)
7687 #define FMC_PCR_TAR_Msk (0xFU << FMC_PCR_TAR_Pos) /*!< 0x0001E000 */
7688 #define FMC_PCR_TAR FMC_PCR_TAR_Msk /*!<TAR[3:0] bits (ALE to RE delay) */
7689 #define FMC_PCR_TAR_0 (0x1U << FMC_PCR_TAR_Pos) /*!< 0x00002000 */
7690 #define FMC_PCR_TAR_1 (0x2U << FMC_PCR_TAR_Pos) /*!< 0x00004000 */
7691 #define FMC_PCR_TAR_2 (0x4U << FMC_PCR_TAR_Pos) /*!< 0x00008000 */
7692 #define FMC_PCR_TAR_3 (0x8U << FMC_PCR_TAR_Pos) /*!< 0x00010000 */
7693
7694 #define FMC_PCR_ECCPS_Pos (17U)
7695 #define FMC_PCR_ECCPS_Msk (0x7U << FMC_PCR_ECCPS_Pos) /*!< 0x000E0000 */
7696 #define FMC_PCR_ECCPS FMC_PCR_ECCPS_Msk /*!<ECCPS[1:0] bits (ECC page size) */
7697 #define FMC_PCR_ECCPS_0 (0x1U << FMC_PCR_ECCPS_Pos) /*!< 0x00020000 */
7698 #define FMC_PCR_ECCPS_1 (0x2U << FMC_PCR_ECCPS_Pos) /*!< 0x00040000 */
7699 #define FMC_PCR_ECCPS_2 (0x4U << FMC_PCR_ECCPS_Pos) /*!< 0x00080000 */
7700
7701 /******************* Bit definition for FMC_SR register *******************/
7702 #define FMC_SR_IRS_Pos (0U)
7703 #define FMC_SR_IRS_Msk (0x1U << FMC_SR_IRS_Pos) /*!< 0x00000001 */
7704 #define FMC_SR_IRS FMC_SR_IRS_Msk /*!<Interrupt Rising Edge status */
7705 #define FMC_SR_ILS_Pos (1U)
7706 #define FMC_SR_ILS_Msk (0x1U << FMC_SR_ILS_Pos) /*!< 0x00000002 */
7707 #define FMC_SR_ILS FMC_SR_ILS_Msk /*!<Interrupt Level status */
7708 #define FMC_SR_IFS_Pos (2U)
7709 #define FMC_SR_IFS_Msk (0x1U << FMC_SR_IFS_Pos) /*!< 0x00000004 */
7710 #define FMC_SR_IFS FMC_SR_IFS_Msk /*!<Interrupt Falling Edge status */
7711 #define FMC_SR_IREN_Pos (3U)
7712 #define FMC_SR_IREN_Msk (0x1U << FMC_SR_IREN_Pos) /*!< 0x00000008 */
7713 #define FMC_SR_IREN FMC_SR_IREN_Msk /*!<Interrupt Rising Edge detection Enable bit */
7714 #define FMC_SR_ILEN_Pos (4U)
7715 #define FMC_SR_ILEN_Msk (0x1U << FMC_SR_ILEN_Pos) /*!< 0x00000010 */
7716 #define FMC_SR_ILEN FMC_SR_ILEN_Msk /*!<Interrupt Level detection Enable bit */
7717 #define FMC_SR_IFEN_Pos (5U)
7718 #define FMC_SR_IFEN_Msk (0x1U << FMC_SR_IFEN_Pos) /*!< 0x00000020 */
7719 #define FMC_SR_IFEN FMC_SR_IFEN_Msk /*!<Interrupt Falling Edge detection Enable bit */
7720 #define FMC_SR_FEMPT_Pos (6U)
7721 #define FMC_SR_FEMPT_Msk (0x1U << FMC_SR_FEMPT_Pos) /*!< 0x00000040 */
7722 #define FMC_SR_FEMPT FMC_SR_FEMPT_Msk /*!<FIFO empty */
7723
7724 /****************** Bit definition for FMC_PMEM register ******************/
7725 #define FMC_PMEM_MEMSET2_Pos (0U)
7726 #define FMC_PMEM_MEMSET2_Msk (0xFFU << FMC_PMEM_MEMSET2_Pos) /*!< 0x000000FF */
7727 #define FMC_PMEM_MEMSET2 FMC_PMEM_MEMSET2_Msk /*!<MEMSET2[7:0] bits (Common memory 2 setup time) */
7728 #define FMC_PMEM_MEMSET2_0 (0x01U << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000001 */
7729 #define FMC_PMEM_MEMSET2_1 (0x02U << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000002 */
7730 #define FMC_PMEM_MEMSET2_2 (0x04U << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000004 */
7731 #define FMC_PMEM_MEMSET2_3 (0x08U << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000008 */
7732 #define FMC_PMEM_MEMSET2_4 (0x10U << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000010 */
7733 #define FMC_PMEM_MEMSET2_5 (0x20U << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000020 */
7734 #define FMC_PMEM_MEMSET2_6 (0x40U << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000040 */
7735 #define FMC_PMEM_MEMSET2_7 (0x80U << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000080 */
7736
7737 #define FMC_PMEM_MEMWAIT2_Pos (8U)
7738 #define FMC_PMEM_MEMWAIT2_Msk (0xFFU << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x0000FF00 */
7739 #define FMC_PMEM_MEMWAIT2 FMC_PMEM_MEMWAIT2_Msk /*!<MEMWAIT2[7:0] bits (Common memory 2 wait time) */
7740 #define FMC_PMEM_MEMWAIT2_0 (0x01U << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00000100 */
7741 #define FMC_PMEM_MEMWAIT2_1 (0x02U << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00000200 */
7742 #define FMC_PMEM_MEMWAIT2_2 (0x04U << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00000400 */
7743 #define FMC_PMEM_MEMWAIT2_3 (0x08U << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00000800 */
7744 #define FMC_PMEM_MEMWAIT2_4 (0x10U << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00001000 */
7745 #define FMC_PMEM_MEMWAIT2_5 (0x20U << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00002000 */
7746 #define FMC_PMEM_MEMWAIT2_6 (0x40U << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00004000 */
7747 #define FMC_PMEM_MEMWAIT2_7 (0x80U << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00008000 */
7748
7749 #define FMC_PMEM_MEMHOLD2_Pos (16U)
7750 #define FMC_PMEM_MEMHOLD2_Msk (0xFFU << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00FF0000 */
7751 #define FMC_PMEM_MEMHOLD2 FMC_PMEM_MEMHOLD2_Msk /*!<MEMHOLD2[7:0] bits (Common memory 2 hold time) */
7752 #define FMC_PMEM_MEMHOLD2_0 (0x01U << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00010000 */
7753 #define FMC_PMEM_MEMHOLD2_1 (0x02U << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00020000 */
7754 #define FMC_PMEM_MEMHOLD2_2 (0x04U << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00040000 */
7755 #define FMC_PMEM_MEMHOLD2_3 (0x08U << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00080000 */
7756 #define FMC_PMEM_MEMHOLD2_4 (0x10U << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00100000 */
7757 #define FMC_PMEM_MEMHOLD2_5 (0x20U << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00200000 */
7758 #define FMC_PMEM_MEMHOLD2_6 (0x40U << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00400000 */
7759 #define FMC_PMEM_MEMHOLD2_7 (0x80U << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00800000 */
7760
7761 #define FMC_PMEM_MEMHIZ2_Pos (24U)
7762 #define FMC_PMEM_MEMHIZ2_Msk (0xFFU << FMC_PMEM_MEMHIZ2_Pos) /*!< 0xFF000000 */
7763 #define FMC_PMEM_MEMHIZ2 FMC_PMEM_MEMHIZ2_Msk /*!<MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */
7764 #define FMC_PMEM_MEMHIZ2_0 (0x01U << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x01000000 */
7765 #define FMC_PMEM_MEMHIZ2_1 (0x02U << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x02000000 */
7766 #define FMC_PMEM_MEMHIZ2_2 (0x04U << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x04000000 */
7767 #define FMC_PMEM_MEMHIZ2_3 (0x08U << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x08000000 */
7768 #define FMC_PMEM_MEMHIZ2_4 (0x10U << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x10000000 */
7769 #define FMC_PMEM_MEMHIZ2_5 (0x20U << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x20000000 */
7770 #define FMC_PMEM_MEMHIZ2_6 (0x40U << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x40000000 */
7771 #define FMC_PMEM_MEMHIZ2_7 (0x80U << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x80000000 */
7772
7773 /****************** Bit definition for FMC_PATT register ******************/
7774 #define FMC_PATT_ATTSET2_Pos (0U)
7775 #define FMC_PATT_ATTSET2_Msk (0xFFU << FMC_PATT_ATTSET2_Pos) /*!< 0x000000FF */
7776 #define FMC_PATT_ATTSET2 FMC_PATT_ATTSET2_Msk /*!<ATTSET2[7:0] bits (Attribute memory 2 setup time) */
7777 #define FMC_PATT_ATTSET2_0 (0x01U << FMC_PATT_ATTSET2_Pos) /*!< 0x00000001 */
7778 #define FMC_PATT_ATTSET2_1 (0x02U << FMC_PATT_ATTSET2_Pos) /*!< 0x00000002 */
7779 #define FMC_PATT_ATTSET2_2 (0x04U << FMC_PATT_ATTSET2_Pos) /*!< 0x00000004 */
7780 #define FMC_PATT_ATTSET2_3 (0x08U << FMC_PATT_ATTSET2_Pos) /*!< 0x00000008 */
7781 #define FMC_PATT_ATTSET2_4 (0x10U << FMC_PATT_ATTSET2_Pos) /*!< 0x00000010 */
7782 #define FMC_PATT_ATTSET2_5 (0x20U << FMC_PATT_ATTSET2_Pos) /*!< 0x00000020 */
7783 #define FMC_PATT_ATTSET2_6 (0x40U << FMC_PATT_ATTSET2_Pos) /*!< 0x00000040 */
7784 #define FMC_PATT_ATTSET2_7 (0x80U << FMC_PATT_ATTSET2_Pos) /*!< 0x00000080 */
7785
7786 #define FMC_PATT_ATTWAIT2_Pos (8U)
7787 #define FMC_PATT_ATTWAIT2_Msk (0xFFU << FMC_PATT_ATTWAIT2_Pos) /*!< 0x0000FF00 */
7788 #define FMC_PATT_ATTWAIT2 FMC_PATT_ATTWAIT2_Msk /*!<ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */
7789 #define FMC_PATT_ATTWAIT2_0 (0x01U << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00000100 */
7790 #define FMC_PATT_ATTWAIT2_1 (0x02U << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00000200 */
7791 #define FMC_PATT_ATTWAIT2_2 (0x04U << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00000400 */
7792 #define FMC_PATT_ATTWAIT2_3 (0x08U << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00000800 */
7793 #define FMC_PATT_ATTWAIT2_4 (0x10U << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00001000 */
7794 #define FMC_PATT_ATTWAIT2_5 (0x20U << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00002000 */
7795 #define FMC_PATT_ATTWAIT2_6 (0x40U << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00004000 */
7796 #define FMC_PATT_ATTWAIT2_7 (0x80U << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00008000 */
7797
7798 #define FMC_PATT_ATTHOLD2_Pos (16U)
7799 #define FMC_PATT_ATTHOLD2_Msk (0xFFU << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00FF0000 */
7800 #define FMC_PATT_ATTHOLD2 FMC_PATT_ATTHOLD2_Msk /*!<ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */
7801 #define FMC_PATT_ATTHOLD2_0 (0x01U << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00010000 */
7802 #define FMC_PATT_ATTHOLD2_1 (0x02U << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00020000 */
7803 #define FMC_PATT_ATTHOLD2_2 (0x04U << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00040000 */
7804 #define FMC_PATT_ATTHOLD2_3 (0x08U << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00080000 */
7805 #define FMC_PATT_ATTHOLD2_4 (0x10U << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00100000 */
7806 #define FMC_PATT_ATTHOLD2_5 (0x20U << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00200000 */
7807 #define FMC_PATT_ATTHOLD2_6 (0x40U << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00400000 */
7808 #define FMC_PATT_ATTHOLD2_7 (0x80U << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00800000 */
7809
7810 #define FMC_PATT_ATTHIZ2_Pos (24U)
7811 #define FMC_PATT_ATTHIZ2_Msk (0xFFU << FMC_PATT_ATTHIZ2_Pos) /*!< 0xFF000000 */
7812 #define FMC_PATT_ATTHIZ2 FMC_PATT_ATTHIZ2_Msk /*!<ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */
7813 #define FMC_PATT_ATTHIZ2_0 (0x01U << FMC_PATT_ATTHIZ2_Pos) /*!< 0x01000000 */
7814 #define FMC_PATT_ATTHIZ2_1 (0x02U << FMC_PATT_ATTHIZ2_Pos) /*!< 0x02000000 */
7815 #define FMC_PATT_ATTHIZ2_2 (0x04U << FMC_PATT_ATTHIZ2_Pos) /*!< 0x04000000 */
7816 #define FMC_PATT_ATTHIZ2_3 (0x08U << FMC_PATT_ATTHIZ2_Pos) /*!< 0x08000000 */
7817 #define FMC_PATT_ATTHIZ2_4 (0x10U << FMC_PATT_ATTHIZ2_Pos) /*!< 0x10000000 */
7818 #define FMC_PATT_ATTHIZ2_5 (0x20U << FMC_PATT_ATTHIZ2_Pos) /*!< 0x20000000 */
7819 #define FMC_PATT_ATTHIZ2_6 (0x40U << FMC_PATT_ATTHIZ2_Pos) /*!< 0x40000000 */
7820 #define FMC_PATT_ATTHIZ2_7 (0x80U << FMC_PATT_ATTHIZ2_Pos) /*!< 0x80000000 */
7821
7822 /****************** Bit definition for FMC_ECCR register ******************/
7823 #define FMC_ECCR_ECC2_Pos (0U)
7824 #define FMC_ECCR_ECC2_Msk (0xFFFFFFFFU << FMC_ECCR_ECC2_Pos) /*!< 0xFFFFFFFF */
7825 #define FMC_ECCR_ECC2 FMC_ECCR_ECC2_Msk /*!<ECC result */
7826
7827 /****************** Bit definition for FMC_SDCR1 register ******************/
7828 #define FMC_SDCR1_NC_Pos (0U)
7829 #define FMC_SDCR1_NC_Msk (0x3U << FMC_SDCR1_NC_Pos) /*!< 0x00000003 */
7830 #define FMC_SDCR1_NC FMC_SDCR1_NC_Msk /*!<NC[1:0] bits (Number of column bits) */
7831 #define FMC_SDCR1_NC_0 (0x1U << FMC_SDCR1_NC_Pos) /*!< 0x00000001 */
7832 #define FMC_SDCR1_NC_1 (0x2U << FMC_SDCR1_NC_Pos) /*!< 0x00000002 */
7833
7834 #define FMC_SDCR1_NR_Pos (2U)
7835 #define FMC_SDCR1_NR_Msk (0x3U << FMC_SDCR1_NR_Pos) /*!< 0x0000000C */
7836 #define FMC_SDCR1_NR FMC_SDCR1_NR_Msk /*!<NR[1:0] bits (Number of row bits) */
7837 #define FMC_SDCR1_NR_0 (0x1U << FMC_SDCR1_NR_Pos) /*!< 0x00000004 */
7838 #define FMC_SDCR1_NR_1 (0x2U << FMC_SDCR1_NR_Pos) /*!< 0x00000008 */
7839
7840 #define FMC_SDCR1_MWID_Pos (4U)
7841 #define FMC_SDCR1_MWID_Msk (0x3U << FMC_SDCR1_MWID_Pos) /*!< 0x00000030 */
7842 #define FMC_SDCR1_MWID FMC_SDCR1_MWID_Msk /*!<NR[1:0] bits (Number of row bits) */
7843 #define FMC_SDCR1_MWID_0 (0x1U << FMC_SDCR1_MWID_Pos) /*!< 0x00000010 */
7844 #define FMC_SDCR1_MWID_1 (0x2U << FMC_SDCR1_MWID_Pos) /*!< 0x00000020 */
7845
7846 #define FMC_SDCR1_NB_Pos (6U)
7847 #define FMC_SDCR1_NB_Msk (0x1U << FMC_SDCR1_NB_Pos) /*!< 0x00000040 */
7848 #define FMC_SDCR1_NB FMC_SDCR1_NB_Msk /*!<Number of internal bank */
7849
7850 #define FMC_SDCR1_CAS_Pos (7U)
7851 #define FMC_SDCR1_CAS_Msk (0x3U << FMC_SDCR1_CAS_Pos) /*!< 0x00000180 */
7852 #define FMC_SDCR1_CAS FMC_SDCR1_CAS_Msk /*!<CAS[1:0] bits (CAS latency) */
7853 #define FMC_SDCR1_CAS_0 (0x1U << FMC_SDCR1_CAS_Pos) /*!< 0x00000080 */
7854 #define FMC_SDCR1_CAS_1 (0x2U << FMC_SDCR1_CAS_Pos) /*!< 0x00000100 */
7855
7856 #define FMC_SDCR1_WP_Pos (9U)
7857 #define FMC_SDCR1_WP_Msk (0x1U << FMC_SDCR1_WP_Pos) /*!< 0x00000200 */
7858 #define FMC_SDCR1_WP FMC_SDCR1_WP_Msk /*!<Write protection */
7859
7860 #define FMC_SDCR1_SDCLK_Pos (10U)
7861 #define FMC_SDCR1_SDCLK_Msk (0x3U << FMC_SDCR1_SDCLK_Pos) /*!< 0x00000C00 */
7862 #define FMC_SDCR1_SDCLK FMC_SDCR1_SDCLK_Msk /*!<SDRAM clock configuration */
7863 #define FMC_SDCR1_SDCLK_0 (0x1U << FMC_SDCR1_SDCLK_Pos) /*!< 0x00000400 */
7864 #define FMC_SDCR1_SDCLK_1 (0x2U << FMC_SDCR1_SDCLK_Pos) /*!< 0x00000800 */
7865
7866 #define FMC_SDCR1_RBURST_Pos (12U)
7867 #define FMC_SDCR1_RBURST_Msk (0x1U << FMC_SDCR1_RBURST_Pos) /*!< 0x00001000 */
7868 #define FMC_SDCR1_RBURST FMC_SDCR1_RBURST_Msk /*!<Read burst */
7869
7870 #define FMC_SDCR1_RPIPE_Pos (13U)
7871 #define FMC_SDCR1_RPIPE_Msk (0x3U << FMC_SDCR1_RPIPE_Pos) /*!< 0x00006000 */
7872 #define FMC_SDCR1_RPIPE FMC_SDCR1_RPIPE_Msk /*!<Write protection */
7873 #define FMC_SDCR1_RPIPE_0 (0x1U << FMC_SDCR1_RPIPE_Pos) /*!< 0x00002000 */
7874 #define FMC_SDCR1_RPIPE_1 (0x2U << FMC_SDCR1_RPIPE_Pos) /*!< 0x00004000 */
7875
7876 /****************** Bit definition for FMC_SDCR2 register ******************/
7877 #define FMC_SDCR2_NC_Pos (0U)
7878 #define FMC_SDCR2_NC_Msk (0x3U << FMC_SDCR2_NC_Pos) /*!< 0x00000003 */
7879 #define FMC_SDCR2_NC FMC_SDCR2_NC_Msk /*!<NC[1:0] bits (Number of column bits) */
7880 #define FMC_SDCR2_NC_0 (0x1U << FMC_SDCR2_NC_Pos) /*!< 0x00000001 */
7881 #define FMC_SDCR2_NC_1 (0x2U << FMC_SDCR2_NC_Pos) /*!< 0x00000002 */
7882
7883 #define FMC_SDCR2_NR_Pos (2U)
7884 #define FMC_SDCR2_NR_Msk (0x3U << FMC_SDCR2_NR_Pos) /*!< 0x0000000C */
7885 #define FMC_SDCR2_NR FMC_SDCR2_NR_Msk /*!<NR[1:0] bits (Number of row bits) */
7886 #define FMC_SDCR2_NR_0 (0x1U << FMC_SDCR2_NR_Pos) /*!< 0x00000004 */
7887 #define FMC_SDCR2_NR_1 (0x2U << FMC_SDCR2_NR_Pos) /*!< 0x00000008 */
7888
7889 #define FMC_SDCR2_MWID_Pos (4U)
7890 #define FMC_SDCR2_MWID_Msk (0x3U << FMC_SDCR2_MWID_Pos) /*!< 0x00000030 */
7891 #define FMC_SDCR2_MWID FMC_SDCR2_MWID_Msk /*!<NR[1:0] bits (Number of row bits) */
7892 #define FMC_SDCR2_MWID_0 (0x1U << FMC_SDCR2_MWID_Pos) /*!< 0x00000010 */
7893 #define FMC_SDCR2_MWID_1 (0x2U << FMC_SDCR2_MWID_Pos) /*!< 0x00000020 */
7894
7895 #define FMC_SDCR2_NB_Pos (6U)
7896 #define FMC_SDCR2_NB_Msk (0x1U << FMC_SDCR2_NB_Pos) /*!< 0x00000040 */
7897 #define FMC_SDCR2_NB FMC_SDCR2_NB_Msk /*!<Number of internal bank */
7898
7899 #define FMC_SDCR2_CAS_Pos (7U)
7900 #define FMC_SDCR2_CAS_Msk (0x3U << FMC_SDCR2_CAS_Pos) /*!< 0x00000180 */
7901 #define FMC_SDCR2_CAS FMC_SDCR2_CAS_Msk /*!<CAS[1:0] bits (CAS latency) */
7902 #define FMC_SDCR2_CAS_0 (0x1U << FMC_SDCR2_CAS_Pos) /*!< 0x00000080 */
7903 #define FMC_SDCR2_CAS_1 (0x2U << FMC_SDCR2_CAS_Pos) /*!< 0x00000100 */
7904
7905 #define FMC_SDCR2_WP_Pos (9U)
7906 #define FMC_SDCR2_WP_Msk (0x1U << FMC_SDCR2_WP_Pos) /*!< 0x00000200 */
7907 #define FMC_SDCR2_WP FMC_SDCR2_WP_Msk /*!<Write protection */
7908
7909 #define FMC_SDCR2_SDCLK_Pos (10U)
7910 #define FMC_SDCR2_SDCLK_Msk (0x3U << FMC_SDCR2_SDCLK_Pos) /*!< 0x00000C00 */
7911 #define FMC_SDCR2_SDCLK FMC_SDCR2_SDCLK_Msk /*!<SDCLK[1:0] (SDRAM clock configuration) */
7912 #define FMC_SDCR2_SDCLK_0 (0x1U << FMC_SDCR2_SDCLK_Pos) /*!< 0x00000400 */
7913 #define FMC_SDCR2_SDCLK_1 (0x2U << FMC_SDCR2_SDCLK_Pos) /*!< 0x00000800 */
7914
7915 #define FMC_SDCR2_RBURST_Pos (12U)
7916 #define FMC_SDCR2_RBURST_Msk (0x1U << FMC_SDCR2_RBURST_Pos) /*!< 0x00001000 */
7917 #define FMC_SDCR2_RBURST FMC_SDCR2_RBURST_Msk /*!<Read burst */
7918
7919 #define FMC_SDCR2_RPIPE_Pos (13U)
7920 #define FMC_SDCR2_RPIPE_Msk (0x3U << FMC_SDCR2_RPIPE_Pos) /*!< 0x00006000 */
7921 #define FMC_SDCR2_RPIPE FMC_SDCR2_RPIPE_Msk /*!<RPIPE[1:0](Read pipe) */
7922 #define FMC_SDCR2_RPIPE_0 (0x1U << FMC_SDCR2_RPIPE_Pos) /*!< 0x00002000 */
7923 #define FMC_SDCR2_RPIPE_1 (0x2U << FMC_SDCR2_RPIPE_Pos) /*!< 0x00004000 */
7924
7925 /****************** Bit definition for FMC_SDTR1 register ******************/
7926 #define FMC_SDTR1_TMRD_Pos (0U)
7927 #define FMC_SDTR1_TMRD_Msk (0xFU << FMC_SDTR1_TMRD_Pos) /*!< 0x0000000F */
7928 #define FMC_SDTR1_TMRD FMC_SDTR1_TMRD_Msk /*!<TMRD[3:0] bits (Load mode register to active) */
7929 #define FMC_SDTR1_TMRD_0 (0x1U << FMC_SDTR1_TMRD_Pos) /*!< 0x00000001 */
7930 #define FMC_SDTR1_TMRD_1 (0x2U << FMC_SDTR1_TMRD_Pos) /*!< 0x00000002 */
7931 #define FMC_SDTR1_TMRD_2 (0x4U << FMC_SDTR1_TMRD_Pos) /*!< 0x00000004 */
7932 #define FMC_SDTR1_TMRD_3 (0x8U << FMC_SDTR1_TMRD_Pos) /*!< 0x00000008 */
7933
7934 #define FMC_SDTR1_TXSR_Pos (4U)
7935 #define FMC_SDTR1_TXSR_Msk (0xFU << FMC_SDTR1_TXSR_Pos) /*!< 0x000000F0 */
7936 #define FMC_SDTR1_TXSR FMC_SDTR1_TXSR_Msk /*!<TXSR[3:0] bits (Exit self refresh) */
7937 #define FMC_SDTR1_TXSR_0 (0x1U << FMC_SDTR1_TXSR_Pos) /*!< 0x00000010 */
7938 #define FMC_SDTR1_TXSR_1 (0x2U << FMC_SDTR1_TXSR_Pos) /*!< 0x00000020 */
7939 #define FMC_SDTR1_TXSR_2 (0x4U << FMC_SDTR1_TXSR_Pos) /*!< 0x00000040 */
7940 #define FMC_SDTR1_TXSR_3 (0x8U << FMC_SDTR1_TXSR_Pos) /*!< 0x00000080 */
7941
7942 #define FMC_SDTR1_TRAS_Pos (8U)
7943 #define FMC_SDTR1_TRAS_Msk (0xFU << FMC_SDTR1_TRAS_Pos) /*!< 0x00000F00 */
7944 #define FMC_SDTR1_TRAS FMC_SDTR1_TRAS_Msk /*!<TRAS[3:0] bits (Self refresh time) */
7945 #define FMC_SDTR1_TRAS_0 (0x1U << FMC_SDTR1_TRAS_Pos) /*!< 0x00000100 */
7946 #define FMC_SDTR1_TRAS_1 (0x2U << FMC_SDTR1_TRAS_Pos) /*!< 0x00000200 */
7947 #define FMC_SDTR1_TRAS_2 (0x4U << FMC_SDTR1_TRAS_Pos) /*!< 0x00000400 */
7948 #define FMC_SDTR1_TRAS_3 (0x8U << FMC_SDTR1_TRAS_Pos) /*!< 0x00000800 */
7949
7950 #define FMC_SDTR1_TRC_Pos (12U)
7951 #define FMC_SDTR1_TRC_Msk (0xFU << FMC_SDTR1_TRC_Pos) /*!< 0x0000F000 */
7952 #define FMC_SDTR1_TRC FMC_SDTR1_TRC_Msk /*!<TRC[2:0] bits (Row cycle delay) */
7953 #define FMC_SDTR1_TRC_0 (0x1U << FMC_SDTR1_TRC_Pos) /*!< 0x00001000 */
7954 #define FMC_SDTR1_TRC_1 (0x2U << FMC_SDTR1_TRC_Pos) /*!< 0x00002000 */
7955 #define FMC_SDTR1_TRC_2 (0x4U << FMC_SDTR1_TRC_Pos) /*!< 0x00004000 */
7956
7957 #define FMC_SDTR1_TWR_Pos (16U)
7958 #define FMC_SDTR1_TWR_Msk (0xFU << FMC_SDTR1_TWR_Pos) /*!< 0x000F0000 */
7959 #define FMC_SDTR1_TWR FMC_SDTR1_TWR_Msk /*!<TRC[2:0] bits (Write recovery delay) */
7960 #define FMC_SDTR1_TWR_0 (0x1U << FMC_SDTR1_TWR_Pos) /*!< 0x00010000 */
7961 #define FMC_SDTR1_TWR_1 (0x2U << FMC_SDTR1_TWR_Pos) /*!< 0x00020000 */
7962 #define FMC_SDTR1_TWR_2 (0x4U << FMC_SDTR1_TWR_Pos) /*!< 0x00040000 */
7963
7964 #define FMC_SDTR1_TRP_Pos (20U)
7965 #define FMC_SDTR1_TRP_Msk (0xFU << FMC_SDTR1_TRP_Pos) /*!< 0x00F00000 */
7966 #define FMC_SDTR1_TRP FMC_SDTR1_TRP_Msk /*!<TRP[2:0] bits (Row precharge delay) */
7967 #define FMC_SDTR1_TRP_0 (0x1U << FMC_SDTR1_TRP_Pos) /*!< 0x00100000 */
7968 #define FMC_SDTR1_TRP_1 (0x2U << FMC_SDTR1_TRP_Pos) /*!< 0x00200000 */
7969 #define FMC_SDTR1_TRP_2 (0x4U << FMC_SDTR1_TRP_Pos) /*!< 0x00400000 */
7970
7971 #define FMC_SDTR1_TRCD_Pos (24U)
7972 #define FMC_SDTR1_TRCD_Msk (0xFU << FMC_SDTR1_TRCD_Pos) /*!< 0x0F000000 */
7973 #define FMC_SDTR1_TRCD FMC_SDTR1_TRCD_Msk /*!<TRP[2:0] bits (Row to column delay) */
7974 #define FMC_SDTR1_TRCD_0 (0x1U << FMC_SDTR1_TRCD_Pos) /*!< 0x01000000 */
7975 #define FMC_SDTR1_TRCD_1 (0x2U << FMC_SDTR1_TRCD_Pos) /*!< 0x02000000 */
7976 #define FMC_SDTR1_TRCD_2 (0x4U << FMC_SDTR1_TRCD_Pos) /*!< 0x04000000 */
7977
7978 /****************** Bit definition for FMC_SDTR2 register ******************/
7979 #define FMC_SDTR2_TMRD_Pos (0U)
7980 #define FMC_SDTR2_TMRD_Msk (0xFU << FMC_SDTR2_TMRD_Pos) /*!< 0x0000000F */
7981 #define FMC_SDTR2_TMRD FMC_SDTR2_TMRD_Msk /*!<TMRD[3:0] bits (Load mode register to active) */
7982 #define FMC_SDTR2_TMRD_0 (0x1U << FMC_SDTR2_TMRD_Pos) /*!< 0x00000001 */
7983 #define FMC_SDTR2_TMRD_1 (0x2U << FMC_SDTR2_TMRD_Pos) /*!< 0x00000002 */
7984 #define FMC_SDTR2_TMRD_2 (0x4U << FMC_SDTR2_TMRD_Pos) /*!< 0x00000004 */
7985 #define FMC_SDTR2_TMRD_3 (0x8U << FMC_SDTR2_TMRD_Pos) /*!< 0x00000008 */
7986
7987 #define FMC_SDTR2_TXSR_Pos (4U)
7988 #define FMC_SDTR2_TXSR_Msk (0xFU << FMC_SDTR2_TXSR_Pos) /*!< 0x000000F0 */
7989 #define FMC_SDTR2_TXSR FMC_SDTR2_TXSR_Msk /*!<TXSR[3:0] bits (Exit self refresh) */
7990 #define FMC_SDTR2_TXSR_0 (0x1U << FMC_SDTR2_TXSR_Pos) /*!< 0x00000010 */
7991 #define FMC_SDTR2_TXSR_1 (0x2U << FMC_SDTR2_TXSR_Pos) /*!< 0x00000020 */
7992 #define FMC_SDTR2_TXSR_2 (0x4U << FMC_SDTR2_TXSR_Pos) /*!< 0x00000040 */
7993 #define FMC_SDTR2_TXSR_3 (0x8U << FMC_SDTR2_TXSR_Pos) /*!< 0x00000080 */
7994
7995 #define FMC_SDTR2_TRAS_Pos (8U)
7996 #define FMC_SDTR2_TRAS_Msk (0xFU << FMC_SDTR2_TRAS_Pos) /*!< 0x00000F00 */
7997 #define FMC_SDTR2_TRAS FMC_SDTR2_TRAS_Msk /*!<TRAS[3:0] bits (Self refresh time) */
7998 #define FMC_SDTR2_TRAS_0 (0x1U << FMC_SDTR2_TRAS_Pos) /*!< 0x00000100 */
7999 #define FMC_SDTR2_TRAS_1 (0x2U << FMC_SDTR2_TRAS_Pos) /*!< 0x00000200 */
8000 #define FMC_SDTR2_TRAS_2 (0x4U << FMC_SDTR2_TRAS_Pos) /*!< 0x00000400 */
8001 #define FMC_SDTR2_TRAS_3 (0x8U << FMC_SDTR2_TRAS_Pos) /*!< 0x00000800 */
8002
8003 #define FMC_SDTR2_TRC_Pos (12U)
8004 #define FMC_SDTR2_TRC_Msk (0xFU << FMC_SDTR2_TRC_Pos) /*!< 0x0000F000 */
8005 #define FMC_SDTR2_TRC FMC_SDTR2_TRC_Msk /*!<TRC[2:0] bits (Row cycle delay) */
8006 #define FMC_SDTR2_TRC_0 (0x1U << FMC_SDTR2_TRC_Pos) /*!< 0x00001000 */
8007 #define FMC_SDTR2_TRC_1 (0x2U << FMC_SDTR2_TRC_Pos) /*!< 0x00002000 */
8008 #define FMC_SDTR2_TRC_2 (0x4U << FMC_SDTR2_TRC_Pos) /*!< 0x00004000 */
8009
8010 #define FMC_SDTR2_TWR_Pos (16U)
8011 #define FMC_SDTR2_TWR_Msk (0xFU << FMC_SDTR2_TWR_Pos) /*!< 0x000F0000 */
8012 #define FMC_SDTR2_TWR FMC_SDTR2_TWR_Msk /*!<TRC[2:0] bits (Write recovery delay) */
8013 #define FMC_SDTR2_TWR_0 (0x1U << FMC_SDTR2_TWR_Pos) /*!< 0x00010000 */
8014 #define FMC_SDTR2_TWR_1 (0x2U << FMC_SDTR2_TWR_Pos) /*!< 0x00020000 */
8015 #define FMC_SDTR2_TWR_2 (0x4U << FMC_SDTR2_TWR_Pos) /*!< 0x00040000 */
8016
8017 #define FMC_SDTR2_TRP_Pos (20U)
8018 #define FMC_SDTR2_TRP_Msk (0xFU << FMC_SDTR2_TRP_Pos) /*!< 0x00F00000 */
8019 #define FMC_SDTR2_TRP FMC_SDTR2_TRP_Msk /*!<TRP[2:0] bits (Row precharge delay) */
8020 #define FMC_SDTR2_TRP_0 (0x1U << FMC_SDTR2_TRP_Pos) /*!< 0x00100000 */
8021 #define FMC_SDTR2_TRP_1 (0x2U << FMC_SDTR2_TRP_Pos) /*!< 0x00200000 */
8022 #define FMC_SDTR2_TRP_2 (0x4U << FMC_SDTR2_TRP_Pos) /*!< 0x00400000 */
8023
8024 #define FMC_SDTR2_TRCD_Pos (24U)
8025 #define FMC_SDTR2_TRCD_Msk (0xFU << FMC_SDTR2_TRCD_Pos) /*!< 0x0F000000 */
8026 #define FMC_SDTR2_TRCD FMC_SDTR2_TRCD_Msk /*!<TRP[2:0] bits (Row to column delay) */
8027 #define FMC_SDTR2_TRCD_0 (0x1U << FMC_SDTR2_TRCD_Pos) /*!< 0x01000000 */
8028 #define FMC_SDTR2_TRCD_1 (0x2U << FMC_SDTR2_TRCD_Pos) /*!< 0x02000000 */
8029 #define FMC_SDTR2_TRCD_2 (0x4U << FMC_SDTR2_TRCD_Pos) /*!< 0x04000000 */
8030
8031 /****************** Bit definition for FMC_SDCMR register ******************/
8032 #define FMC_SDCMR_MODE_Pos (0U)
8033 #define FMC_SDCMR_MODE_Msk (0x7U << FMC_SDCMR_MODE_Pos) /*!< 0x00000007 */
8034 #define FMC_SDCMR_MODE FMC_SDCMR_MODE_Msk /*!<MODE[2:0] bits (Command mode) */
8035 #define FMC_SDCMR_MODE_0 (0x1U << FMC_SDCMR_MODE_Pos) /*!< 0x00000001 */
8036 #define FMC_SDCMR_MODE_1 (0x2U << FMC_SDCMR_MODE_Pos) /*!< 0x00000002 */
8037 #define FMC_SDCMR_MODE_2 (0x4U << FMC_SDCMR_MODE_Pos) /*!< 0x00000004 */
8038
8039 #define FMC_SDCMR_CTB2_Pos (3U)
8040 #define FMC_SDCMR_CTB2_Msk (0x1U << FMC_SDCMR_CTB2_Pos) /*!< 0x00000008 */
8041 #define FMC_SDCMR_CTB2 FMC_SDCMR_CTB2_Msk /*!<Command target 2 */
8042
8043 #define FMC_SDCMR_CTB1_Pos (4U)
8044 #define FMC_SDCMR_CTB1_Msk (0x1U << FMC_SDCMR_CTB1_Pos) /*!< 0x00000010 */
8045 #define FMC_SDCMR_CTB1 FMC_SDCMR_CTB1_Msk /*!<Command target 1 */
8046
8047 #define FMC_SDCMR_NRFS_Pos (5U)
8048 #define FMC_SDCMR_NRFS_Msk (0xFU << FMC_SDCMR_NRFS_Pos) /*!< 0x000001E0 */
8049 #define FMC_SDCMR_NRFS FMC_SDCMR_NRFS_Msk /*!<NRFS[3:0] bits (Number of auto-refresh) */
8050 #define FMC_SDCMR_NRFS_0 (0x1U << FMC_SDCMR_NRFS_Pos) /*!< 0x00000020 */
8051 #define FMC_SDCMR_NRFS_1 (0x2U << FMC_SDCMR_NRFS_Pos) /*!< 0x00000040 */
8052 #define FMC_SDCMR_NRFS_2 (0x4U << FMC_SDCMR_NRFS_Pos) /*!< 0x00000080 */
8053 #define FMC_SDCMR_NRFS_3 (0x8U << FMC_SDCMR_NRFS_Pos) /*!< 0x00000100 */
8054
8055 #define FMC_SDCMR_MRD_Pos (9U)
8056 #define FMC_SDCMR_MRD_Msk (0x1FFFU << FMC_SDCMR_MRD_Pos) /*!< 0x003FFE00 */
8057 #define FMC_SDCMR_MRD FMC_SDCMR_MRD_Msk /*!<MRD[12:0] bits (Mode register definition) */
8058
8059 /****************** Bit definition for FMC_SDRTR register ******************/
8060 #define FMC_SDRTR_CRE_Pos (0U)
8061 #define FMC_SDRTR_CRE_Msk (0x1U << FMC_SDRTR_CRE_Pos) /*!< 0x00000001 */
8062 #define FMC_SDRTR_CRE FMC_SDRTR_CRE_Msk /*!<Clear refresh error flag */
8063
8064 #define FMC_SDRTR_COUNT_Pos (1U)
8065 #define FMC_SDRTR_COUNT_Msk (0x1FFFU << FMC_SDRTR_COUNT_Pos) /*!< 0x00003FFE */
8066 #define FMC_SDRTR_COUNT FMC_SDRTR_COUNT_Msk /*!<COUNT[12:0] bits (Refresh timer count) */
8067
8068 #define FMC_SDRTR_REIE_Pos (14U)
8069 #define FMC_SDRTR_REIE_Msk (0x1U << FMC_SDRTR_REIE_Pos) /*!< 0x00004000 */
8070 #define FMC_SDRTR_REIE FMC_SDRTR_REIE_Msk /*!<RES interupt enable */
8071
8072 /****************** Bit definition for FMC_SDSR register ******************/
8073 #define FMC_SDSR_RE_Pos (0U)
8074 #define FMC_SDSR_RE_Msk (0x1U << FMC_SDSR_RE_Pos) /*!< 0x00000001 */
8075 #define FMC_SDSR_RE FMC_SDSR_RE_Msk /*!<Refresh error flag */
8076
8077 #define FMC_SDSR_MODES1_Pos (1U)
8078 #define FMC_SDSR_MODES1_Msk (0x3U << FMC_SDSR_MODES1_Pos) /*!< 0x00000006 */
8079 #define FMC_SDSR_MODES1 FMC_SDSR_MODES1_Msk /*!<MODES1[1:0]bits (Status mode for bank 1) */
8080 #define FMC_SDSR_MODES1_0 (0x1U << FMC_SDSR_MODES1_Pos) /*!< 0x00000002 */
8081 #define FMC_SDSR_MODES1_1 (0x2U << FMC_SDSR_MODES1_Pos) /*!< 0x00000004 */
8082
8083 #define FMC_SDSR_MODES2_Pos (3U)
8084 #define FMC_SDSR_MODES2_Msk (0x3U << FMC_SDSR_MODES2_Pos) /*!< 0x00000018 */
8085 #define FMC_SDSR_MODES2 FMC_SDSR_MODES2_Msk /*!<MODES2[1:0]bits (Status mode for bank 2) */
8086 #define FMC_SDSR_MODES2_0 (0x1U << FMC_SDSR_MODES2_Pos) /*!< 0x00000008 */
8087 #define FMC_SDSR_MODES2_1 (0x2U << FMC_SDSR_MODES2_Pos) /*!< 0x00000010 */
8088 #define FMC_SDSR_BUSY_Pos (5U)
8089 #define FMC_SDSR_BUSY_Msk (0x1U << FMC_SDSR_BUSY_Pos) /*!< 0x00000020 */
8090 #define FMC_SDSR_BUSY FMC_SDSR_BUSY_Msk /*!<Busy status */
8091
8092 /******************************************************************************/
8093 /* */
8094 /* General Purpose I/O */
8095 /* */
8096 /******************************************************************************/
8097 /****************** Bits definition for GPIO_MODER register *****************/
8098 #define GPIO_MODER_MODE0_Pos (0U)
8099 #define GPIO_MODER_MODE0_Msk (0x3U << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */
8100 #define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk
8101 #define GPIO_MODER_MODE0_0 (0x1U << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */
8102 #define GPIO_MODER_MODE0_1 (0x2U << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */
8103 #define GPIO_MODER_MODE1_Pos (2U)
8104 #define GPIO_MODER_MODE1_Msk (0x3U << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */
8105 #define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk
8106 #define GPIO_MODER_MODE1_0 (0x1U << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */
8107 #define GPIO_MODER_MODE1_1 (0x2U << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */
8108 #define GPIO_MODER_MODE2_Pos (4U)
8109 #define GPIO_MODER_MODE2_Msk (0x3U << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */
8110 #define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk
8111 #define GPIO_MODER_MODE2_0 (0x1U << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */
8112 #define GPIO_MODER_MODE2_1 (0x2U << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */
8113 #define GPIO_MODER_MODE3_Pos (6U)
8114 #define GPIO_MODER_MODE3_Msk (0x3U << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */
8115 #define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk
8116 #define GPIO_MODER_MODE3_0 (0x1U << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */
8117 #define GPIO_MODER_MODE3_1 (0x2U << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */
8118 #define GPIO_MODER_MODE4_Pos (8U)
8119 #define GPIO_MODER_MODE4_Msk (0x3U << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */
8120 #define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk
8121 #define GPIO_MODER_MODE4_0 (0x1U << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */
8122 #define GPIO_MODER_MODE4_1 (0x2U << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */
8123 #define GPIO_MODER_MODE5_Pos (10U)
8124 #define GPIO_MODER_MODE5_Msk (0x3U << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */
8125 #define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk
8126 #define GPIO_MODER_MODE5_0 (0x1U << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */
8127 #define GPIO_MODER_MODE5_1 (0x2U << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */
8128 #define GPIO_MODER_MODE6_Pos (12U)
8129 #define GPIO_MODER_MODE6_Msk (0x3U << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */
8130 #define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk
8131 #define GPIO_MODER_MODE6_0 (0x1U << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */
8132 #define GPIO_MODER_MODE6_1 (0x2U << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */
8133 #define GPIO_MODER_MODE7_Pos (14U)
8134 #define GPIO_MODER_MODE7_Msk (0x3U << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */
8135 #define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk
8136 #define GPIO_MODER_MODE7_0 (0x1U << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */
8137 #define GPIO_MODER_MODE7_1 (0x2U << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */
8138 #define GPIO_MODER_MODE8_Pos (16U)
8139 #define GPIO_MODER_MODE8_Msk (0x3U << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */
8140 #define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk
8141 #define GPIO_MODER_MODE8_0 (0x1U << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */
8142 #define GPIO_MODER_MODE8_1 (0x2U << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */
8143 #define GPIO_MODER_MODE9_Pos (18U)
8144 #define GPIO_MODER_MODE9_Msk (0x3U << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */
8145 #define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk
8146 #define GPIO_MODER_MODE9_0 (0x1U << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */
8147 #define GPIO_MODER_MODE9_1 (0x2U << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */
8148 #define GPIO_MODER_MODE10_Pos (20U)
8149 #define GPIO_MODER_MODE10_Msk (0x3U << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */
8150 #define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk
8151 #define GPIO_MODER_MODE10_0 (0x1U << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */
8152 #define GPIO_MODER_MODE10_1 (0x2U << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */
8153 #define GPIO_MODER_MODE11_Pos (22U)
8154 #define GPIO_MODER_MODE11_Msk (0x3U << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */
8155 #define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk
8156 #define GPIO_MODER_MODE11_0 (0x1U << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */
8157 #define GPIO_MODER_MODE11_1 (0x2U << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */
8158 #define GPIO_MODER_MODE12_Pos (24U)
8159 #define GPIO_MODER_MODE12_Msk (0x3U << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */
8160 #define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk
8161 #define GPIO_MODER_MODE12_0 (0x1U << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */
8162 #define GPIO_MODER_MODE12_1 (0x2U << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */
8163 #define GPIO_MODER_MODE13_Pos (26U)
8164 #define GPIO_MODER_MODE13_Msk (0x3U << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */
8165 #define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk
8166 #define GPIO_MODER_MODE13_0 (0x1U << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */
8167 #define GPIO_MODER_MODE13_1 (0x2U << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */
8168 #define GPIO_MODER_MODE14_Pos (28U)
8169 #define GPIO_MODER_MODE14_Msk (0x3U << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */
8170 #define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk
8171 #define GPIO_MODER_MODE14_0 (0x1U << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */
8172 #define GPIO_MODER_MODE14_1 (0x2U << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */
8173 #define GPIO_MODER_MODE15_Pos (30U)
8174 #define GPIO_MODER_MODE15_Msk (0x3U << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */
8175 #define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk
8176 #define GPIO_MODER_MODE15_0 (0x1U << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */
8177 #define GPIO_MODER_MODE15_1 (0x2U << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */
8178
8179 /* Legacy defines */
8180 #define GPIO_MODER_MODER0_Pos (0U)
8181 #define GPIO_MODER_MODER0_Msk (0x3U << GPIO_MODER_MODER0_Pos) /*!< 0x00000003 */
8182 #define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk
8183 #define GPIO_MODER_MODER0_0 (0x1U << GPIO_MODER_MODER0_Pos) /*!< 0x00000001 */
8184 #define GPIO_MODER_MODER0_1 (0x2U << GPIO_MODER_MODER0_Pos) /*!< 0x00000002 */
8185 #define GPIO_MODER_MODER1_Pos (2U)
8186 #define GPIO_MODER_MODER1_Msk (0x3U << GPIO_MODER_MODER1_Pos) /*!< 0x0000000C */
8187 #define GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk
8188 #define GPIO_MODER_MODER1_0 (0x1U << GPIO_MODER_MODER1_Pos) /*!< 0x00000004 */
8189 #define GPIO_MODER_MODER1_1 (0x2U << GPIO_MODER_MODER1_Pos) /*!< 0x00000008 */
8190 #define GPIO_MODER_MODER2_Pos (4U)
8191 #define GPIO_MODER_MODER2_Msk (0x3U << GPIO_MODER_MODER2_Pos) /*!< 0x00000030 */
8192 #define GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk
8193 #define GPIO_MODER_MODER2_0 (0x1U << GPIO_MODER_MODER2_Pos) /*!< 0x00000010 */
8194 #define GPIO_MODER_MODER2_1 (0x2U << GPIO_MODER_MODER2_Pos) /*!< 0x00000020 */
8195 #define GPIO_MODER_MODER3_Pos (6U)
8196 #define GPIO_MODER_MODER3_Msk (0x3U << GPIO_MODER_MODER3_Pos) /*!< 0x000000C0 */
8197 #define GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk
8198 #define GPIO_MODER_MODER3_0 (0x1U << GPIO_MODER_MODER3_Pos) /*!< 0x00000040 */
8199 #define GPIO_MODER_MODER3_1 (0x2U << GPIO_MODER_MODER3_Pos) /*!< 0x00000080 */
8200 #define GPIO_MODER_MODER4_Pos (8U)
8201 #define GPIO_MODER_MODER4_Msk (0x3U << GPIO_MODER_MODER4_Pos) /*!< 0x00000300 */
8202 #define GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk
8203 #define GPIO_MODER_MODER4_0 (0x1U << GPIO_MODER_MODER4_Pos) /*!< 0x00000100 */
8204 #define GPIO_MODER_MODER4_1 (0x2U << GPIO_MODER_MODER4_Pos) /*!< 0x00000200 */
8205 #define GPIO_MODER_MODER5_Pos (10U)
8206 #define GPIO_MODER_MODER5_Msk (0x3U << GPIO_MODER_MODER5_Pos) /*!< 0x00000C00 */
8207 #define GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk
8208 #define GPIO_MODER_MODER5_0 (0x1U << GPIO_MODER_MODER5_Pos) /*!< 0x00000400 */
8209 #define GPIO_MODER_MODER5_1 (0x2U << GPIO_MODER_MODER5_Pos) /*!< 0x00000800 */
8210 #define GPIO_MODER_MODER6_Pos (12U)
8211 #define GPIO_MODER_MODER6_Msk (0x3U << GPIO_MODER_MODER6_Pos) /*!< 0x00003000 */
8212 #define GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk
8213 #define GPIO_MODER_MODER6_0 (0x1U << GPIO_MODER_MODER6_Pos) /*!< 0x00001000 */
8214 #define GPIO_MODER_MODER6_1 (0x2U << GPIO_MODER_MODER6_Pos) /*!< 0x00002000 */
8215 #define GPIO_MODER_MODER7_Pos (14U)
8216 #define GPIO_MODER_MODER7_Msk (0x3U << GPIO_MODER_MODER7_Pos) /*!< 0x0000C000 */
8217 #define GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk
8218 #define GPIO_MODER_MODER7_0 (0x1U << GPIO_MODER_MODER7_Pos) /*!< 0x00004000 */
8219 #define GPIO_MODER_MODER7_1 (0x2U << GPIO_MODER_MODER7_Pos) /*!< 0x00008000 */
8220 #define GPIO_MODER_MODER8_Pos (16U)
8221 #define GPIO_MODER_MODER8_Msk (0x3U << GPIO_MODER_MODER8_Pos) /*!< 0x00030000 */
8222 #define GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk
8223 #define GPIO_MODER_MODER8_0 (0x1U << GPIO_MODER_MODER8_Pos) /*!< 0x00010000 */
8224 #define GPIO_MODER_MODER8_1 (0x2U << GPIO_MODER_MODER8_Pos) /*!< 0x00020000 */
8225 #define GPIO_MODER_MODER9_Pos (18U)
8226 #define GPIO_MODER_MODER9_Msk (0x3U << GPIO_MODER_MODER9_Pos) /*!< 0x000C0000 */
8227 #define GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk
8228 #define GPIO_MODER_MODER9_0 (0x1U << GPIO_MODER_MODER9_Pos) /*!< 0x00040000 */
8229 #define GPIO_MODER_MODER9_1 (0x2U << GPIO_MODER_MODER9_Pos) /*!< 0x00080000 */
8230 #define GPIO_MODER_MODER10_Pos (20U)
8231 #define GPIO_MODER_MODER10_Msk (0x3U << GPIO_MODER_MODER10_Pos) /*!< 0x00300000 */
8232 #define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk
8233 #define GPIO_MODER_MODER10_0 (0x1U << GPIO_MODER_MODER10_Pos) /*!< 0x00100000 */
8234 #define GPIO_MODER_MODER10_1 (0x2U << GPIO_MODER_MODER10_Pos) /*!< 0x00200000 */
8235 #define GPIO_MODER_MODER11_Pos (22U)
8236 #define GPIO_MODER_MODER11_Msk (0x3U << GPIO_MODER_MODER11_Pos) /*!< 0x00C00000 */
8237 #define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk
8238 #define GPIO_MODER_MODER11_0 (0x1U << GPIO_MODER_MODER11_Pos) /*!< 0x00400000 */
8239 #define GPIO_MODER_MODER11_1 (0x2U << GPIO_MODER_MODER11_Pos) /*!< 0x00800000 */
8240 #define GPIO_MODER_MODER12_Pos (24U)
8241 #define GPIO_MODER_MODER12_Msk (0x3U << GPIO_MODER_MODER12_Pos) /*!< 0x03000000 */
8242 #define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk
8243 #define GPIO_MODER_MODER12_0 (0x1U << GPIO_MODER_MODER12_Pos) /*!< 0x01000000 */
8244 #define GPIO_MODER_MODER12_1 (0x2U << GPIO_MODER_MODER12_Pos) /*!< 0x02000000 */
8245 #define GPIO_MODER_MODER13_Pos (26U)
8246 #define GPIO_MODER_MODER13_Msk (0x3U << GPIO_MODER_MODER13_Pos) /*!< 0x0C000000 */
8247 #define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk
8248 #define GPIO_MODER_MODER13_0 (0x1U << GPIO_MODER_MODER13_Pos) /*!< 0x04000000 */
8249 #define GPIO_MODER_MODER13_1 (0x2U << GPIO_MODER_MODER13_Pos) /*!< 0x08000000 */
8250 #define GPIO_MODER_MODER14_Pos (28U)
8251 #define GPIO_MODER_MODER14_Msk (0x3U << GPIO_MODER_MODER14_Pos) /*!< 0x30000000 */
8252 #define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk
8253 #define GPIO_MODER_MODER14_0 (0x1U << GPIO_MODER_MODER14_Pos) /*!< 0x10000000 */
8254 #define GPIO_MODER_MODER14_1 (0x2U << GPIO_MODER_MODER14_Pos) /*!< 0x20000000 */
8255 #define GPIO_MODER_MODER15_Pos (30U)
8256 #define GPIO_MODER_MODER15_Msk (0x3U << GPIO_MODER_MODER15_Pos) /*!< 0xC0000000 */
8257 #define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk
8258 #define GPIO_MODER_MODER15_0 (0x1U << GPIO_MODER_MODER15_Pos) /*!< 0x40000000 */
8259 #define GPIO_MODER_MODER15_1 (0x2U << GPIO_MODER_MODER15_Pos) /*!< 0x80000000 */
8260
8261 /****************** Bits definition for GPIO_OTYPER register ****************/
8262 #define GPIO_OTYPER_OT0_Pos (0U)
8263 #define GPIO_OTYPER_OT0_Msk (0x1U << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */
8264 #define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk
8265 #define GPIO_OTYPER_OT1_Pos (1U)
8266 #define GPIO_OTYPER_OT1_Msk (0x1U << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */
8267 #define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk
8268 #define GPIO_OTYPER_OT2_Pos (2U)
8269 #define GPIO_OTYPER_OT2_Msk (0x1U << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */
8270 #define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk
8271 #define GPIO_OTYPER_OT3_Pos (3U)
8272 #define GPIO_OTYPER_OT3_Msk (0x1U << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */
8273 #define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk
8274 #define GPIO_OTYPER_OT4_Pos (4U)
8275 #define GPIO_OTYPER_OT4_Msk (0x1U << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */
8276 #define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk
8277 #define GPIO_OTYPER_OT5_Pos (5U)
8278 #define GPIO_OTYPER_OT5_Msk (0x1U << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */
8279 #define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk
8280 #define GPIO_OTYPER_OT6_Pos (6U)
8281 #define GPIO_OTYPER_OT6_Msk (0x1U << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */
8282 #define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk
8283 #define GPIO_OTYPER_OT7_Pos (7U)
8284 #define GPIO_OTYPER_OT7_Msk (0x1U << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */
8285 #define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk
8286 #define GPIO_OTYPER_OT8_Pos (8U)
8287 #define GPIO_OTYPER_OT8_Msk (0x1U << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */
8288 #define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk
8289 #define GPIO_OTYPER_OT9_Pos (9U)
8290 #define GPIO_OTYPER_OT9_Msk (0x1U << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */
8291 #define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk
8292 #define GPIO_OTYPER_OT10_Pos (10U)
8293 #define GPIO_OTYPER_OT10_Msk (0x1U << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */
8294 #define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk
8295 #define GPIO_OTYPER_OT11_Pos (11U)
8296 #define GPIO_OTYPER_OT11_Msk (0x1U << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */
8297 #define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk
8298 #define GPIO_OTYPER_OT12_Pos (12U)
8299 #define GPIO_OTYPER_OT12_Msk (0x1U << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */
8300 #define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk
8301 #define GPIO_OTYPER_OT13_Pos (13U)
8302 #define GPIO_OTYPER_OT13_Msk (0x1U << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */
8303 #define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk
8304 #define GPIO_OTYPER_OT14_Pos (14U)
8305 #define GPIO_OTYPER_OT14_Msk (0x1U << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */
8306 #define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk
8307 #define GPIO_OTYPER_OT15_Pos (15U)
8308 #define GPIO_OTYPER_OT15_Msk (0x1U << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */
8309 #define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk
8310
8311 /* Legacy defines */
8312 #define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0
8313 #define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1
8314 #define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2
8315 #define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3
8316 #define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4
8317 #define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5
8318 #define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6
8319 #define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7
8320 #define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8
8321 #define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9
8322 #define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10
8323 #define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11
8324 #define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12
8325 #define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13
8326 #define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14
8327 #define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15
8328
8329 /****************** Bits definition for GPIO_OSPEEDR register ***************/
8330 #define GPIO_OSPEEDR_OSPEED0_Pos (0U)
8331 #define GPIO_OSPEEDR_OSPEED0_Msk (0x3U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */
8332 #define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk
8333 #define GPIO_OSPEEDR_OSPEED0_0 (0x1U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */
8334 #define GPIO_OSPEEDR_OSPEED0_1 (0x2U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */
8335 #define GPIO_OSPEEDR_OSPEED1_Pos (2U)
8336 #define GPIO_OSPEEDR_OSPEED1_Msk (0x3U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */
8337 #define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk
8338 #define GPIO_OSPEEDR_OSPEED1_0 (0x1U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */
8339 #define GPIO_OSPEEDR_OSPEED1_1 (0x2U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */
8340 #define GPIO_OSPEEDR_OSPEED2_Pos (4U)
8341 #define GPIO_OSPEEDR_OSPEED2_Msk (0x3U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */
8342 #define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk
8343 #define GPIO_OSPEEDR_OSPEED2_0 (0x1U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */
8344 #define GPIO_OSPEEDR_OSPEED2_1 (0x2U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */
8345 #define GPIO_OSPEEDR_OSPEED3_Pos (6U)
8346 #define GPIO_OSPEEDR_OSPEED3_Msk (0x3U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */
8347 #define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk
8348 #define GPIO_OSPEEDR_OSPEED3_0 (0x1U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */
8349 #define GPIO_OSPEEDR_OSPEED3_1 (0x2U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */
8350 #define GPIO_OSPEEDR_OSPEED4_Pos (8U)
8351 #define GPIO_OSPEEDR_OSPEED4_Msk (0x3U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */
8352 #define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk
8353 #define GPIO_OSPEEDR_OSPEED4_0 (0x1U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */
8354 #define GPIO_OSPEEDR_OSPEED4_1 (0x2U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */
8355 #define GPIO_OSPEEDR_OSPEED5_Pos (10U)
8356 #define GPIO_OSPEEDR_OSPEED5_Msk (0x3U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */
8357 #define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk
8358 #define GPIO_OSPEEDR_OSPEED5_0 (0x1U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */
8359 #define GPIO_OSPEEDR_OSPEED5_1 (0x2U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */
8360 #define GPIO_OSPEEDR_OSPEED6_Pos (12U)
8361 #define GPIO_OSPEEDR_OSPEED6_Msk (0x3U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */
8362 #define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk
8363 #define GPIO_OSPEEDR_OSPEED6_0 (0x1U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */
8364 #define GPIO_OSPEEDR_OSPEED6_1 (0x2U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */
8365 #define GPIO_OSPEEDR_OSPEED7_Pos (14U)
8366 #define GPIO_OSPEEDR_OSPEED7_Msk (0x3U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */
8367 #define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk
8368 #define GPIO_OSPEEDR_OSPEED7_0 (0x1U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */
8369 #define GPIO_OSPEEDR_OSPEED7_1 (0x2U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */
8370 #define GPIO_OSPEEDR_OSPEED8_Pos (16U)
8371 #define GPIO_OSPEEDR_OSPEED8_Msk (0x3U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */
8372 #define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk
8373 #define GPIO_OSPEEDR_OSPEED8_0 (0x1U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */
8374 #define GPIO_OSPEEDR_OSPEED8_1 (0x2U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */
8375 #define GPIO_OSPEEDR_OSPEED9_Pos (18U)
8376 #define GPIO_OSPEEDR_OSPEED9_Msk (0x3U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */
8377 #define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk
8378 #define GPIO_OSPEEDR_OSPEED9_0 (0x1U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */
8379 #define GPIO_OSPEEDR_OSPEED9_1 (0x2U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */
8380 #define GPIO_OSPEEDR_OSPEED10_Pos (20U)
8381 #define GPIO_OSPEEDR_OSPEED10_Msk (0x3U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */
8382 #define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk
8383 #define GPIO_OSPEEDR_OSPEED10_0 (0x1U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */
8384 #define GPIO_OSPEEDR_OSPEED10_1 (0x2U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */
8385 #define GPIO_OSPEEDR_OSPEED11_Pos (22U)
8386 #define GPIO_OSPEEDR_OSPEED11_Msk (0x3U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */
8387 #define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk
8388 #define GPIO_OSPEEDR_OSPEED11_0 (0x1U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */
8389 #define GPIO_OSPEEDR_OSPEED11_1 (0x2U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */
8390 #define GPIO_OSPEEDR_OSPEED12_Pos (24U)
8391 #define GPIO_OSPEEDR_OSPEED12_Msk (0x3U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */
8392 #define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk
8393 #define GPIO_OSPEEDR_OSPEED12_0 (0x1U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */
8394 #define GPIO_OSPEEDR_OSPEED12_1 (0x2U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */
8395 #define GPIO_OSPEEDR_OSPEED13_Pos (26U)
8396 #define GPIO_OSPEEDR_OSPEED13_Msk (0x3U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */
8397 #define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk
8398 #define GPIO_OSPEEDR_OSPEED13_0 (0x1U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */
8399 #define GPIO_OSPEEDR_OSPEED13_1 (0x2U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */
8400 #define GPIO_OSPEEDR_OSPEED14_Pos (28U)
8401 #define GPIO_OSPEEDR_OSPEED14_Msk (0x3U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */
8402 #define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk
8403 #define GPIO_OSPEEDR_OSPEED14_0 (0x1U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */
8404 #define GPIO_OSPEEDR_OSPEED14_1 (0x2U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */
8405 #define GPIO_OSPEEDR_OSPEED15_Pos (30U)
8406 #define GPIO_OSPEEDR_OSPEED15_Msk (0x3U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */
8407 #define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk
8408 #define GPIO_OSPEEDR_OSPEED15_0 (0x1U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */
8409 #define GPIO_OSPEEDR_OSPEED15_1 (0x2U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */
8410
8411 /* Legacy defines */
8412 #define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0
8413 #define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0
8414 #define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1
8415 #define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEED1
8416 #define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0
8417 #define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1
8418 #define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2
8419 #define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0
8420 #define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEED2_1
8421 #define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3
8422 #define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEED3_0
8423 #define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1
8424 #define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4
8425 #define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0
8426 #define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1
8427 #define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5
8428 #define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0
8429 #define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1
8430 #define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6
8431 #define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0
8432 #define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1
8433 #define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7
8434 #define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0
8435 #define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEED7_1
8436 #define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8
8437 #define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEED8_0
8438 #define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1
8439 #define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9
8440 #define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0
8441 #define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1
8442 #define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10
8443 #define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEED10_0
8444 #define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1
8445 #define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11
8446 #define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0
8447 #define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1
8448 #define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12
8449 #define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0
8450 #define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEED12_1
8451 #define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13
8452 #define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0
8453 #define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1
8454 #define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14
8455 #define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEED14_0
8456 #define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1
8457 #define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15
8458 #define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEED15_0
8459 #define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1
8460
8461 /****************** Bits definition for GPIO_PUPDR register *****************/
8462 #define GPIO_PUPDR_PUPD0_Pos (0U)
8463 #define GPIO_PUPDR_PUPD0_Msk (0x3U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */
8464 #define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk
8465 #define GPIO_PUPDR_PUPD0_0 (0x1U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */
8466 #define GPIO_PUPDR_PUPD0_1 (0x2U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */
8467 #define GPIO_PUPDR_PUPD1_Pos (2U)
8468 #define GPIO_PUPDR_PUPD1_Msk (0x3U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */
8469 #define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk
8470 #define GPIO_PUPDR_PUPD1_0 (0x1U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */
8471 #define GPIO_PUPDR_PUPD1_1 (0x2U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */
8472 #define GPIO_PUPDR_PUPD2_Pos (4U)
8473 #define GPIO_PUPDR_PUPD2_Msk (0x3U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */
8474 #define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk
8475 #define GPIO_PUPDR_PUPD2_0 (0x1U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */
8476 #define GPIO_PUPDR_PUPD2_1 (0x2U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */
8477 #define GPIO_PUPDR_PUPD3_Pos (6U)
8478 #define GPIO_PUPDR_PUPD3_Msk (0x3U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */
8479 #define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk
8480 #define GPIO_PUPDR_PUPD3_0 (0x1U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */
8481 #define GPIO_PUPDR_PUPD3_1 (0x2U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */
8482 #define GPIO_PUPDR_PUPD4_Pos (8U)
8483 #define GPIO_PUPDR_PUPD4_Msk (0x3U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */
8484 #define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk
8485 #define GPIO_PUPDR_PUPD4_0 (0x1U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */
8486 #define GPIO_PUPDR_PUPD4_1 (0x2U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */
8487 #define GPIO_PUPDR_PUPD5_Pos (10U)
8488 #define GPIO_PUPDR_PUPD5_Msk (0x3U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */
8489 #define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk
8490 #define GPIO_PUPDR_PUPD5_0 (0x1U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */
8491 #define GPIO_PUPDR_PUPD5_1 (0x2U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */
8492 #define GPIO_PUPDR_PUPD6_Pos (12U)
8493 #define GPIO_PUPDR_PUPD6_Msk (0x3U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */
8494 #define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk
8495 #define GPIO_PUPDR_PUPD6_0 (0x1U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */
8496 #define GPIO_PUPDR_PUPD6_1 (0x2U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */
8497 #define GPIO_PUPDR_PUPD7_Pos (14U)
8498 #define GPIO_PUPDR_PUPD7_Msk (0x3U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */
8499 #define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk
8500 #define GPIO_PUPDR_PUPD7_0 (0x1U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */
8501 #define GPIO_PUPDR_PUPD7_1 (0x2U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */
8502 #define GPIO_PUPDR_PUPD8_Pos (16U)
8503 #define GPIO_PUPDR_PUPD8_Msk (0x3U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */
8504 #define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk
8505 #define GPIO_PUPDR_PUPD8_0 (0x1U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */
8506 #define GPIO_PUPDR_PUPD8_1 (0x2U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */
8507 #define GPIO_PUPDR_PUPD9_Pos (18U)
8508 #define GPIO_PUPDR_PUPD9_Msk (0x3U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */
8509 #define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk
8510 #define GPIO_PUPDR_PUPD9_0 (0x1U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */
8511 #define GPIO_PUPDR_PUPD9_1 (0x2U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */
8512 #define GPIO_PUPDR_PUPD10_Pos (20U)
8513 #define GPIO_PUPDR_PUPD10_Msk (0x3U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */
8514 #define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk
8515 #define GPIO_PUPDR_PUPD10_0 (0x1U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */
8516 #define GPIO_PUPDR_PUPD10_1 (0x2U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */
8517 #define GPIO_PUPDR_PUPD11_Pos (22U)
8518 #define GPIO_PUPDR_PUPD11_Msk (0x3U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */
8519 #define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk
8520 #define GPIO_PUPDR_PUPD11_0 (0x1U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */
8521 #define GPIO_PUPDR_PUPD11_1 (0x2U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */
8522 #define GPIO_PUPDR_PUPD12_Pos (24U)
8523 #define GPIO_PUPDR_PUPD12_Msk (0x3U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */
8524 #define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk
8525 #define GPIO_PUPDR_PUPD12_0 (0x1U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */
8526 #define GPIO_PUPDR_PUPD12_1 (0x2U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */
8527 #define GPIO_PUPDR_PUPD13_Pos (26U)
8528 #define GPIO_PUPDR_PUPD13_Msk (0x3U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */
8529 #define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk
8530 #define GPIO_PUPDR_PUPD13_0 (0x1U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */
8531 #define GPIO_PUPDR_PUPD13_1 (0x2U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */
8532 #define GPIO_PUPDR_PUPD14_Pos (28U)
8533 #define GPIO_PUPDR_PUPD14_Msk (0x3U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */
8534 #define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk
8535 #define GPIO_PUPDR_PUPD14_0 (0x1U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */
8536 #define GPIO_PUPDR_PUPD14_1 (0x2U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */
8537 #define GPIO_PUPDR_PUPD15_Pos (30U)
8538 #define GPIO_PUPDR_PUPD15_Msk (0x3U << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */
8539 #define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk
8540 #define GPIO_PUPDR_PUPD15_0 (0x1U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */
8541 #define GPIO_PUPDR_PUPD15_1 (0x2U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */
8542
8543 /* Legacy defines */
8544 #define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0
8545 #define GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0
8546 #define GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1
8547 #define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1
8548 #define GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0
8549 #define GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1
8550 #define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2
8551 #define GPIO_PUPDR_PUPDR2_0 GPIO_PUPDR_PUPD2_0
8552 #define GPIO_PUPDR_PUPDR2_1 GPIO_PUPDR_PUPD2_1
8553 #define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3
8554 #define GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0
8555 #define GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1
8556 #define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4
8557 #define GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0
8558 #define GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1
8559 #define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5
8560 #define GPIO_PUPDR_PUPDR5_0 GPIO_PUPDR_PUPD5_0
8561 #define GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1
8562 #define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPD6
8563 #define GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0
8564 #define GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1
8565 #define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7
8566 #define GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0
8567 #define GPIO_PUPDR_PUPDR7_1 GPIO_PUPDR_PUPD7_1
8568 #define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8
8569 #define GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0
8570 #define GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1
8571 #define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPD9
8572 #define GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0
8573 #define GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1
8574 #define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10
8575 #define GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0
8576 #define GPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1
8577 #define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11
8578 #define GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0
8579 #define GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1
8580 #define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12
8581 #define GPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0
8582 #define GPIO_PUPDR_PUPDR12_1 GPIO_PUPDR_PUPD12_1
8583 #define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPD13
8584 #define GPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0
8585 #define GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1
8586 #define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14
8587 #define GPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0
8588 #define GPIO_PUPDR_PUPDR14_1 GPIO_PUPDR_PUPD14_1
8589 #define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15
8590 #define GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0
8591 #define GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1
8592
8593 /****************** Bits definition for GPIO_IDR register *******************/
8594 #define GPIO_IDR_ID0_Pos (0U)
8595 #define GPIO_IDR_ID0_Msk (0x1U << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */
8596 #define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk
8597 #define GPIO_IDR_ID1_Pos (1U)
8598 #define GPIO_IDR_ID1_Msk (0x1U << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */
8599 #define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk
8600 #define GPIO_IDR_ID2_Pos (2U)
8601 #define GPIO_IDR_ID2_Msk (0x1U << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */
8602 #define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk
8603 #define GPIO_IDR_ID3_Pos (3U)
8604 #define GPIO_IDR_ID3_Msk (0x1U << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */
8605 #define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk
8606 #define GPIO_IDR_ID4_Pos (4U)
8607 #define GPIO_IDR_ID4_Msk (0x1U << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */
8608 #define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk
8609 #define GPIO_IDR_ID5_Pos (5U)
8610 #define GPIO_IDR_ID5_Msk (0x1U << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */
8611 #define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk
8612 #define GPIO_IDR_ID6_Pos (6U)
8613 #define GPIO_IDR_ID6_Msk (0x1U << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */
8614 #define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk
8615 #define GPIO_IDR_ID7_Pos (7U)
8616 #define GPIO_IDR_ID7_Msk (0x1U << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */
8617 #define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk
8618 #define GPIO_IDR_ID8_Pos (8U)
8619 #define GPIO_IDR_ID8_Msk (0x1U << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */
8620 #define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk
8621 #define GPIO_IDR_ID9_Pos (9U)
8622 #define GPIO_IDR_ID9_Msk (0x1U << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */
8623 #define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk
8624 #define GPIO_IDR_ID10_Pos (10U)
8625 #define GPIO_IDR_ID10_Msk (0x1U << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */
8626 #define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk
8627 #define GPIO_IDR_ID11_Pos (11U)
8628 #define GPIO_IDR_ID11_Msk (0x1U << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */
8629 #define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk
8630 #define GPIO_IDR_ID12_Pos (12U)
8631 #define GPIO_IDR_ID12_Msk (0x1U << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */
8632 #define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk
8633 #define GPIO_IDR_ID13_Pos (13U)
8634 #define GPIO_IDR_ID13_Msk (0x1U << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */
8635 #define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk
8636 #define GPIO_IDR_ID14_Pos (14U)
8637 #define GPIO_IDR_ID14_Msk (0x1U << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */
8638 #define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk
8639 #define GPIO_IDR_ID15_Pos (15U)
8640 #define GPIO_IDR_ID15_Msk (0x1U << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */
8641 #define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk
8642
8643 /* Legacy defines */
8644 #define GPIO_IDR_IDR_0 GPIO_IDR_ID0
8645 #define GPIO_IDR_IDR_1 GPIO_IDR_ID1
8646 #define GPIO_IDR_IDR_2 GPIO_IDR_ID2
8647 #define GPIO_IDR_IDR_3 GPIO_IDR_ID3
8648 #define GPIO_IDR_IDR_4 GPIO_IDR_ID4
8649 #define GPIO_IDR_IDR_5 GPIO_IDR_ID5
8650 #define GPIO_IDR_IDR_6 GPIO_IDR_ID6
8651 #define GPIO_IDR_IDR_7 GPIO_IDR_ID7
8652 #define GPIO_IDR_IDR_8 GPIO_IDR_ID8
8653 #define GPIO_IDR_IDR_9 GPIO_IDR_ID9
8654 #define GPIO_IDR_IDR_10 GPIO_IDR_ID10
8655 #define GPIO_IDR_IDR_11 GPIO_IDR_ID11
8656 #define GPIO_IDR_IDR_12 GPIO_IDR_ID12
8657 #define GPIO_IDR_IDR_13 GPIO_IDR_ID13
8658 #define GPIO_IDR_IDR_14 GPIO_IDR_ID14
8659 #define GPIO_IDR_IDR_15 GPIO_IDR_ID15
8660
8661 /****************** Bits definition for GPIO_ODR register *******************/
8662 #define GPIO_ODR_OD0_Pos (0U)
8663 #define GPIO_ODR_OD0_Msk (0x1U << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */
8664 #define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk
8665 #define GPIO_ODR_OD1_Pos (1U)
8666 #define GPIO_ODR_OD1_Msk (0x1U << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */
8667 #define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk
8668 #define GPIO_ODR_OD2_Pos (2U)
8669 #define GPIO_ODR_OD2_Msk (0x1U << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */
8670 #define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk
8671 #define GPIO_ODR_OD3_Pos (3U)
8672 #define GPIO_ODR_OD3_Msk (0x1U << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */
8673 #define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk
8674 #define GPIO_ODR_OD4_Pos (4U)
8675 #define GPIO_ODR_OD4_Msk (0x1U << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */
8676 #define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk
8677 #define GPIO_ODR_OD5_Pos (5U)
8678 #define GPIO_ODR_OD5_Msk (0x1U << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */
8679 #define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk
8680 #define GPIO_ODR_OD6_Pos (6U)
8681 #define GPIO_ODR_OD6_Msk (0x1U << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */
8682 #define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk
8683 #define GPIO_ODR_OD7_Pos (7U)
8684 #define GPIO_ODR_OD7_Msk (0x1U << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */
8685 #define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk
8686 #define GPIO_ODR_OD8_Pos (8U)
8687 #define GPIO_ODR_OD8_Msk (0x1U << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */
8688 #define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk
8689 #define GPIO_ODR_OD9_Pos (9U)
8690 #define GPIO_ODR_OD9_Msk (0x1U << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */
8691 #define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk
8692 #define GPIO_ODR_OD10_Pos (10U)
8693 #define GPIO_ODR_OD10_Msk (0x1U << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */
8694 #define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk
8695 #define GPIO_ODR_OD11_Pos (11U)
8696 #define GPIO_ODR_OD11_Msk (0x1U << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */
8697 #define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk
8698 #define GPIO_ODR_OD12_Pos (12U)
8699 #define GPIO_ODR_OD12_Msk (0x1U << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */
8700 #define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk
8701 #define GPIO_ODR_OD13_Pos (13U)
8702 #define GPIO_ODR_OD13_Msk (0x1U << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */
8703 #define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk
8704 #define GPIO_ODR_OD14_Pos (14U)
8705 #define GPIO_ODR_OD14_Msk (0x1U << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */
8706 #define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk
8707 #define GPIO_ODR_OD15_Pos (15U)
8708 #define GPIO_ODR_OD15_Msk (0x1U << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */
8709 #define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk
8710 /* Legacy defines */
8711 #define GPIO_ODR_ODR_0 GPIO_ODR_OD0
8712 #define GPIO_ODR_ODR_1 GPIO_ODR_OD1
8713 #define GPIO_ODR_ODR_2 GPIO_ODR_OD2
8714 #define GPIO_ODR_ODR_3 GPIO_ODR_OD3
8715 #define GPIO_ODR_ODR_4 GPIO_ODR_OD4
8716 #define GPIO_ODR_ODR_5 GPIO_ODR_OD5
8717 #define GPIO_ODR_ODR_6 GPIO_ODR_OD6
8718 #define GPIO_ODR_ODR_7 GPIO_ODR_OD7
8719 #define GPIO_ODR_ODR_8 GPIO_ODR_OD8
8720 #define GPIO_ODR_ODR_9 GPIO_ODR_OD9
8721 #define GPIO_ODR_ODR_10 GPIO_ODR_OD10
8722 #define GPIO_ODR_ODR_11 GPIO_ODR_OD11
8723 #define GPIO_ODR_ODR_12 GPIO_ODR_OD12
8724 #define GPIO_ODR_ODR_13 GPIO_ODR_OD13
8725 #define GPIO_ODR_ODR_14 GPIO_ODR_OD14
8726 #define GPIO_ODR_ODR_15 GPIO_ODR_OD15
8727
8728 /****************** Bits definition for GPIO_BSRR register ******************/
8729 #define GPIO_BSRR_BS0_Pos (0U)
8730 #define GPIO_BSRR_BS0_Msk (0x1U << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */
8731 #define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk
8732 #define GPIO_BSRR_BS1_Pos (1U)
8733 #define GPIO_BSRR_BS1_Msk (0x1U << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */
8734 #define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk
8735 #define GPIO_BSRR_BS2_Pos (2U)
8736 #define GPIO_BSRR_BS2_Msk (0x1U << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */
8737 #define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk
8738 #define GPIO_BSRR_BS3_Pos (3U)
8739 #define GPIO_BSRR_BS3_Msk (0x1U << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */
8740 #define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk
8741 #define GPIO_BSRR_BS4_Pos (4U)
8742 #define GPIO_BSRR_BS4_Msk (0x1U << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */
8743 #define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk
8744 #define GPIO_BSRR_BS5_Pos (5U)
8745 #define GPIO_BSRR_BS5_Msk (0x1U << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */
8746 #define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk
8747 #define GPIO_BSRR_BS6_Pos (6U)
8748 #define GPIO_BSRR_BS6_Msk (0x1U << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */
8749 #define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk
8750 #define GPIO_BSRR_BS7_Pos (7U)
8751 #define GPIO_BSRR_BS7_Msk (0x1U << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */
8752 #define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk
8753 #define GPIO_BSRR_BS8_Pos (8U)
8754 #define GPIO_BSRR_BS8_Msk (0x1U << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */
8755 #define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk
8756 #define GPIO_BSRR_BS9_Pos (9U)
8757 #define GPIO_BSRR_BS9_Msk (0x1U << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */
8758 #define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk
8759 #define GPIO_BSRR_BS10_Pos (10U)
8760 #define GPIO_BSRR_BS10_Msk (0x1U << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */
8761 #define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk
8762 #define GPIO_BSRR_BS11_Pos (11U)
8763 #define GPIO_BSRR_BS11_Msk (0x1U << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */
8764 #define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk
8765 #define GPIO_BSRR_BS12_Pos (12U)
8766 #define GPIO_BSRR_BS12_Msk (0x1U << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */
8767 #define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk
8768 #define GPIO_BSRR_BS13_Pos (13U)
8769 #define GPIO_BSRR_BS13_Msk (0x1U << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */
8770 #define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk
8771 #define GPIO_BSRR_BS14_Pos (14U)
8772 #define GPIO_BSRR_BS14_Msk (0x1U << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */
8773 #define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk
8774 #define GPIO_BSRR_BS15_Pos (15U)
8775 #define GPIO_BSRR_BS15_Msk (0x1U << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */
8776 #define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk
8777 #define GPIO_BSRR_BR0_Pos (16U)
8778 #define GPIO_BSRR_BR0_Msk (0x1U << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */
8779 #define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk
8780 #define GPIO_BSRR_BR1_Pos (17U)
8781 #define GPIO_BSRR_BR1_Msk (0x1U << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */
8782 #define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk
8783 #define GPIO_BSRR_BR2_Pos (18U)
8784 #define GPIO_BSRR_BR2_Msk (0x1U << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */
8785 #define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk
8786 #define GPIO_BSRR_BR3_Pos (19U)
8787 #define GPIO_BSRR_BR3_Msk (0x1U << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */
8788 #define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk
8789 #define GPIO_BSRR_BR4_Pos (20U)
8790 #define GPIO_BSRR_BR4_Msk (0x1U << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */
8791 #define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk
8792 #define GPIO_BSRR_BR5_Pos (21U)
8793 #define GPIO_BSRR_BR5_Msk (0x1U << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */
8794 #define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk
8795 #define GPIO_BSRR_BR6_Pos (22U)
8796 #define GPIO_BSRR_BR6_Msk (0x1U << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */
8797 #define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk
8798 #define GPIO_BSRR_BR7_Pos (23U)
8799 #define GPIO_BSRR_BR7_Msk (0x1U << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */
8800 #define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk
8801 #define GPIO_BSRR_BR8_Pos (24U)
8802 #define GPIO_BSRR_BR8_Msk (0x1U << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */
8803 #define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk
8804 #define GPIO_BSRR_BR9_Pos (25U)
8805 #define GPIO_BSRR_BR9_Msk (0x1U << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */
8806 #define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk
8807 #define GPIO_BSRR_BR10_Pos (26U)
8808 #define GPIO_BSRR_BR10_Msk (0x1U << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */
8809 #define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk
8810 #define GPIO_BSRR_BR11_Pos (27U)
8811 #define GPIO_BSRR_BR11_Msk (0x1U << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */
8812 #define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk
8813 #define GPIO_BSRR_BR12_Pos (28U)
8814 #define GPIO_BSRR_BR12_Msk (0x1U << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */
8815 #define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk
8816 #define GPIO_BSRR_BR13_Pos (29U)
8817 #define GPIO_BSRR_BR13_Msk (0x1U << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */
8818 #define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk
8819 #define GPIO_BSRR_BR14_Pos (30U)
8820 #define GPIO_BSRR_BR14_Msk (0x1U << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */
8821 #define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk
8822 #define GPIO_BSRR_BR15_Pos (31U)
8823 #define GPIO_BSRR_BR15_Msk (0x1U << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */
8824 #define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk
8825
8826 /* Legacy defines */
8827 #define GPIO_BSRR_BS_0 GPIO_BSRR_BS0
8828 #define GPIO_BSRR_BS_1 GPIO_BSRR_BS1
8829 #define GPIO_BSRR_BS_2 GPIO_BSRR_BS2
8830 #define GPIO_BSRR_BS_3 GPIO_BSRR_BS3
8831 #define GPIO_BSRR_BS_4 GPIO_BSRR_BS4
8832 #define GPIO_BSRR_BS_5 GPIO_BSRR_BS5
8833 #define GPIO_BSRR_BS_6 GPIO_BSRR_BS6
8834 #define GPIO_BSRR_BS_7 GPIO_BSRR_BS7
8835 #define GPIO_BSRR_BS_8 GPIO_BSRR_BS8
8836 #define GPIO_BSRR_BS_9 GPIO_BSRR_BS9
8837 #define GPIO_BSRR_BS_10 GPIO_BSRR_BS10
8838 #define GPIO_BSRR_BS_11 GPIO_BSRR_BS11
8839 #define GPIO_BSRR_BS_12 GPIO_BSRR_BS12
8840 #define GPIO_BSRR_BS_13 GPIO_BSRR_BS13
8841 #define GPIO_BSRR_BS_14 GPIO_BSRR_BS14
8842 #define GPIO_BSRR_BS_15 GPIO_BSRR_BS15
8843 #define GPIO_BSRR_BR_0 GPIO_BSRR_BR0
8844 #define GPIO_BSRR_BR_1 GPIO_BSRR_BR1
8845 #define GPIO_BSRR_BR_2 GPIO_BSRR_BR2
8846 #define GPIO_BSRR_BR_3 GPIO_BSRR_BR3
8847 #define GPIO_BSRR_BR_4 GPIO_BSRR_BR4
8848 #define GPIO_BSRR_BR_5 GPIO_BSRR_BR5
8849 #define GPIO_BSRR_BR_6 GPIO_BSRR_BR6
8850 #define GPIO_BSRR_BR_7 GPIO_BSRR_BR7
8851 #define GPIO_BSRR_BR_8 GPIO_BSRR_BR8
8852 #define GPIO_BSRR_BR_9 GPIO_BSRR_BR9
8853 #define GPIO_BSRR_BR_10 GPIO_BSRR_BR10
8854 #define GPIO_BSRR_BR_11 GPIO_BSRR_BR11
8855 #define GPIO_BSRR_BR_12 GPIO_BSRR_BR12
8856 #define GPIO_BSRR_BR_13 GPIO_BSRR_BR13
8857 #define GPIO_BSRR_BR_14 GPIO_BSRR_BR14
8858 #define GPIO_BSRR_BR_15 GPIO_BSRR_BR15
8859 /****************** Bit definition for GPIO_LCKR register *********************/
8860 #define GPIO_LCKR_LCK0_Pos (0U)
8861 #define GPIO_LCKR_LCK0_Msk (0x1U << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */
8862 #define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
8863 #define GPIO_LCKR_LCK1_Pos (1U)
8864 #define GPIO_LCKR_LCK1_Msk (0x1U << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */
8865 #define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
8866 #define GPIO_LCKR_LCK2_Pos (2U)
8867 #define GPIO_LCKR_LCK2_Msk (0x1U << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */
8868 #define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
8869 #define GPIO_LCKR_LCK3_Pos (3U)
8870 #define GPIO_LCKR_LCK3_Msk (0x1U << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */
8871 #define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
8872 #define GPIO_LCKR_LCK4_Pos (4U)
8873 #define GPIO_LCKR_LCK4_Msk (0x1U << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */
8874 #define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
8875 #define GPIO_LCKR_LCK5_Pos (5U)
8876 #define GPIO_LCKR_LCK5_Msk (0x1U << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */
8877 #define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
8878 #define GPIO_LCKR_LCK6_Pos (6U)
8879 #define GPIO_LCKR_LCK6_Msk (0x1U << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */
8880 #define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
8881 #define GPIO_LCKR_LCK7_Pos (7U)
8882 #define GPIO_LCKR_LCK7_Msk (0x1U << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */
8883 #define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
8884 #define GPIO_LCKR_LCK8_Pos (8U)
8885 #define GPIO_LCKR_LCK8_Msk (0x1U << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */
8886 #define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
8887 #define GPIO_LCKR_LCK9_Pos (9U)
8888 #define GPIO_LCKR_LCK9_Msk (0x1U << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */
8889 #define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
8890 #define GPIO_LCKR_LCK10_Pos (10U)
8891 #define GPIO_LCKR_LCK10_Msk (0x1U << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */
8892 #define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
8893 #define GPIO_LCKR_LCK11_Pos (11U)
8894 #define GPIO_LCKR_LCK11_Msk (0x1U << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */
8895 #define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
8896 #define GPIO_LCKR_LCK12_Pos (12U)
8897 #define GPIO_LCKR_LCK12_Msk (0x1U << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */
8898 #define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
8899 #define GPIO_LCKR_LCK13_Pos (13U)
8900 #define GPIO_LCKR_LCK13_Msk (0x1U << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */
8901 #define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
8902 #define GPIO_LCKR_LCK14_Pos (14U)
8903 #define GPIO_LCKR_LCK14_Msk (0x1U << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */
8904 #define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
8905 #define GPIO_LCKR_LCK15_Pos (15U)
8906 #define GPIO_LCKR_LCK15_Msk (0x1U << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */
8907 #define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
8908 #define GPIO_LCKR_LCKK_Pos (16U)
8909 #define GPIO_LCKR_LCKK_Msk (0x1U << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */
8910 #define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
8911 /****************** Bit definition for GPIO_AFRL register *********************/
8912 #define GPIO_AFRL_AFSEL0_Pos (0U)
8913 #define GPIO_AFRL_AFSEL0_Msk (0xFU << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */
8914 #define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk
8915 #define GPIO_AFRL_AFSEL0_0 (0x1U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */
8916 #define GPIO_AFRL_AFSEL0_1 (0x2U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */
8917 #define GPIO_AFRL_AFSEL0_2 (0x4U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */
8918 #define GPIO_AFRL_AFSEL0_3 (0x8U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */
8919 #define GPIO_AFRL_AFSEL1_Pos (4U)
8920 #define GPIO_AFRL_AFSEL1_Msk (0xFU << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */
8921 #define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk
8922 #define GPIO_AFRL_AFSEL1_0 (0x1U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */
8923 #define GPIO_AFRL_AFSEL1_1 (0x2U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */
8924 #define GPIO_AFRL_AFSEL1_2 (0x4U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */
8925 #define GPIO_AFRL_AFSEL1_3 (0x8U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */
8926 #define GPIO_AFRL_AFSEL2_Pos (8U)
8927 #define GPIO_AFRL_AFSEL2_Msk (0xFU << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */
8928 #define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk
8929 #define GPIO_AFRL_AFSEL2_0 (0x1U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */
8930 #define GPIO_AFRL_AFSEL2_1 (0x2U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */
8931 #define GPIO_AFRL_AFSEL2_2 (0x4U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */
8932 #define GPIO_AFRL_AFSEL2_3 (0x8U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */
8933 #define GPIO_AFRL_AFSEL3_Pos (12U)
8934 #define GPIO_AFRL_AFSEL3_Msk (0xFU << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */
8935 #define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk
8936 #define GPIO_AFRL_AFSEL3_0 (0x1U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */
8937 #define GPIO_AFRL_AFSEL3_1 (0x2U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */
8938 #define GPIO_AFRL_AFSEL3_2 (0x4U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */
8939 #define GPIO_AFRL_AFSEL3_3 (0x8U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */
8940 #define GPIO_AFRL_AFSEL4_Pos (16U)
8941 #define GPIO_AFRL_AFSEL4_Msk (0xFU << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */
8942 #define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk
8943 #define GPIO_AFRL_AFSEL4_0 (0x1U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */
8944 #define GPIO_AFRL_AFSEL4_1 (0x2U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */
8945 #define GPIO_AFRL_AFSEL4_2 (0x4U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */
8946 #define GPIO_AFRL_AFSEL4_3 (0x8U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */
8947 #define GPIO_AFRL_AFSEL5_Pos (20U)
8948 #define GPIO_AFRL_AFSEL5_Msk (0xFU << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */
8949 #define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk
8950 #define GPIO_AFRL_AFSEL5_0 (0x1U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */
8951 #define GPIO_AFRL_AFSEL5_1 (0x2U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */
8952 #define GPIO_AFRL_AFSEL5_2 (0x4U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */
8953 #define GPIO_AFRL_AFSEL5_3 (0x8U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */
8954 #define GPIO_AFRL_AFSEL6_Pos (24U)
8955 #define GPIO_AFRL_AFSEL6_Msk (0xFU << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */
8956 #define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk
8957 #define GPIO_AFRL_AFSEL6_0 (0x1U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */
8958 #define GPIO_AFRL_AFSEL6_1 (0x2U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */
8959 #define GPIO_AFRL_AFSEL6_2 (0x4U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */
8960 #define GPIO_AFRL_AFSEL6_3 (0x8U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */
8961 #define GPIO_AFRL_AFSEL7_Pos (28U)
8962 #define GPIO_AFRL_AFSEL7_Msk (0xFU << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */
8963 #define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk
8964 #define GPIO_AFRL_AFSEL7_0 (0x1U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */
8965 #define GPIO_AFRL_AFSEL7_1 (0x2U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */
8966 #define GPIO_AFRL_AFSEL7_2 (0x4U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */
8967 #define GPIO_AFRL_AFSEL7_3 (0x8U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */
8968
8969 /* Legacy defines */
8970 #define GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0
8971 #define GPIO_AFRL_AFRL0_0 GPIO_AFRL_AFSEL0_0
8972 #define GPIO_AFRL_AFRL0_1 GPIO_AFRL_AFSEL0_1
8973 #define GPIO_AFRL_AFRL0_2 GPIO_AFRL_AFSEL0_2
8974 #define GPIO_AFRL_AFRL0_3 GPIO_AFRL_AFSEL0_3
8975 #define GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1
8976 #define GPIO_AFRL_AFRL1_0 GPIO_AFRL_AFSEL1_0
8977 #define GPIO_AFRL_AFRL1_1 GPIO_AFRL_AFSEL1_1
8978 #define GPIO_AFRL_AFRL1_2 GPIO_AFRL_AFSEL1_2
8979 #define GPIO_AFRL_AFRL1_3 GPIO_AFRL_AFSEL1_3
8980 #define GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2
8981 #define GPIO_AFRL_AFRL2_0 GPIO_AFRL_AFSEL2_0
8982 #define GPIO_AFRL_AFRL2_1 GPIO_AFRL_AFSEL2_1
8983 #define GPIO_AFRL_AFRL2_2 GPIO_AFRL_AFSEL2_2
8984 #define GPIO_AFRL_AFRL2_3 GPIO_AFRL_AFSEL2_3
8985 #define GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3
8986 #define GPIO_AFRL_AFRL3_0 GPIO_AFRL_AFSEL3_0
8987 #define GPIO_AFRL_AFRL3_1 GPIO_AFRL_AFSEL3_1
8988 #define GPIO_AFRL_AFRL3_2 GPIO_AFRL_AFSEL3_2
8989 #define GPIO_AFRL_AFRL3_3 GPIO_AFRL_AFSEL3_3
8990 #define GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4
8991 #define GPIO_AFRL_AFRL4_0 GPIO_AFRL_AFSEL4_0
8992 #define GPIO_AFRL_AFRL4_1 GPIO_AFRL_AFSEL4_1
8993 #define GPIO_AFRL_AFRL4_2 GPIO_AFRL_AFSEL4_2
8994 #define GPIO_AFRL_AFRL4_3 GPIO_AFRL_AFSEL4_3
8995 #define GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5
8996 #define GPIO_AFRL_AFRL5_0 GPIO_AFRL_AFSEL5_0
8997 #define GPIO_AFRL_AFRL5_1 GPIO_AFRL_AFSEL5_1
8998 #define GPIO_AFRL_AFRL5_2 GPIO_AFRL_AFSEL5_2
8999 #define GPIO_AFRL_AFRL5_3 GPIO_AFRL_AFSEL5_3
9000 #define GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6
9001 #define GPIO_AFRL_AFRL6_0 GPIO_AFRL_AFSEL6_0
9002 #define GPIO_AFRL_AFRL6_1 GPIO_AFRL_AFSEL6_1
9003 #define GPIO_AFRL_AFRL6_2 GPIO_AFRL_AFSEL6_2
9004 #define GPIO_AFRL_AFRL6_3 GPIO_AFRL_AFSEL6_3
9005 #define GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7
9006 #define GPIO_AFRL_AFRL7_0 GPIO_AFRL_AFSEL7_0
9007 #define GPIO_AFRL_AFRL7_1 GPIO_AFRL_AFSEL7_1
9008 #define GPIO_AFRL_AFRL7_2 GPIO_AFRL_AFSEL7_2
9009 #define GPIO_AFRL_AFRL7_3 GPIO_AFRL_AFSEL7_3
9010
9011 /****************** Bit definition for GPIO_AFRH register *********************/
9012 #define GPIO_AFRH_AFSEL8_Pos (0U)
9013 #define GPIO_AFRH_AFSEL8_Msk (0xFU << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */
9014 #define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk
9015 #define GPIO_AFRH_AFSEL8_0 (0x1U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */
9016 #define GPIO_AFRH_AFSEL8_1 (0x2U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */
9017 #define GPIO_AFRH_AFSEL8_2 (0x4U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */
9018 #define GPIO_AFRH_AFSEL8_3 (0x8U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */
9019 #define GPIO_AFRH_AFSEL9_Pos (4U)
9020 #define GPIO_AFRH_AFSEL9_Msk (0xFU << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */
9021 #define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk
9022 #define GPIO_AFRH_AFSEL9_0 (0x1U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */
9023 #define GPIO_AFRH_AFSEL9_1 (0x2U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */
9024 #define GPIO_AFRH_AFSEL9_2 (0x4U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */
9025 #define GPIO_AFRH_AFSEL9_3 (0x8U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */
9026 #define GPIO_AFRH_AFSEL10_Pos (8U)
9027 #define GPIO_AFRH_AFSEL10_Msk (0xFU << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */
9028 #define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk
9029 #define GPIO_AFRH_AFSEL10_0 (0x1U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */
9030 #define GPIO_AFRH_AFSEL10_1 (0x2U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */
9031 #define GPIO_AFRH_AFSEL10_2 (0x4U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */
9032 #define GPIO_AFRH_AFSEL10_3 (0x8U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */
9033 #define GPIO_AFRH_AFSEL11_Pos (12U)
9034 #define GPIO_AFRH_AFSEL11_Msk (0xFU << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */
9035 #define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk
9036 #define GPIO_AFRH_AFSEL11_0 (0x1U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */
9037 #define GPIO_AFRH_AFSEL11_1 (0x2U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */
9038 #define GPIO_AFRH_AFSEL11_2 (0x4U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */
9039 #define GPIO_AFRH_AFSEL11_3 (0x8U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */
9040 #define GPIO_AFRH_AFSEL12_Pos (16U)
9041 #define GPIO_AFRH_AFSEL12_Msk (0xFU << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */
9042 #define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk
9043 #define GPIO_AFRH_AFSEL12_0 (0x1U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */
9044 #define GPIO_AFRH_AFSEL12_1 (0x2U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */
9045 #define GPIO_AFRH_AFSEL12_2 (0x4U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */
9046 #define GPIO_AFRH_AFSEL12_3 (0x8U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */
9047 #define GPIO_AFRH_AFSEL13_Pos (20U)
9048 #define GPIO_AFRH_AFSEL13_Msk (0xFU << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */
9049 #define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk
9050 #define GPIO_AFRH_AFSEL13_0 (0x1U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */
9051 #define GPIO_AFRH_AFSEL13_1 (0x2U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */
9052 #define GPIO_AFRH_AFSEL13_2 (0x4U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */
9053 #define GPIO_AFRH_AFSEL13_3 (0x8U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */
9054 #define GPIO_AFRH_AFSEL14_Pos (24U)
9055 #define GPIO_AFRH_AFSEL14_Msk (0xFU << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */
9056 #define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk
9057 #define GPIO_AFRH_AFSEL14_0 (0x1U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */
9058 #define GPIO_AFRH_AFSEL14_1 (0x2U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */
9059 #define GPIO_AFRH_AFSEL14_2 (0x4U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */
9060 #define GPIO_AFRH_AFSEL14_3 (0x8U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */
9061 #define GPIO_AFRH_AFSEL15_Pos (28U)
9062 #define GPIO_AFRH_AFSEL15_Msk (0xFU << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */
9063 #define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk
9064 #define GPIO_AFRH_AFSEL15_0 (0x1U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */
9065 #define GPIO_AFRH_AFSEL15_1 (0x2U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */
9066 #define GPIO_AFRH_AFSEL15_2 (0x4U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */
9067 #define GPIO_AFRH_AFSEL15_3 (0x8U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */
9068
9069 /* Legacy defines */
9070 #define GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8
9071 #define GPIO_AFRH_AFRH0_0 GPIO_AFRH_AFSEL8_0
9072 #define GPIO_AFRH_AFRH0_1 GPIO_AFRH_AFSEL8_1
9073 #define GPIO_AFRH_AFRH0_2 GPIO_AFRH_AFSEL8_2
9074 #define GPIO_AFRH_AFRH0_3 GPIO_AFRH_AFSEL8_3
9075 #define GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9
9076 #define GPIO_AFRH_AFRH1_0 GPIO_AFRH_AFSEL9_0
9077 #define GPIO_AFRH_AFRH1_1 GPIO_AFRH_AFSEL9_1
9078 #define GPIO_AFRH_AFRH1_2 GPIO_AFRH_AFSEL9_2
9079 #define GPIO_AFRH_AFRH1_3 GPIO_AFRH_AFSEL9_3
9080 #define GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10
9081 #define GPIO_AFRH_AFRH2_0 GPIO_AFRH_AFSEL10_0
9082 #define GPIO_AFRH_AFRH2_1 GPIO_AFRH_AFSEL10_1
9083 #define GPIO_AFRH_AFRH2_2 GPIO_AFRH_AFSEL10_2
9084 #define GPIO_AFRH_AFRH2_3 GPIO_AFRH_AFSEL10_3
9085 #define GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11
9086 #define GPIO_AFRH_AFRH3_0 GPIO_AFRH_AFSEL11_0
9087 #define GPIO_AFRH_AFRH3_1 GPIO_AFRH_AFSEL11_1
9088 #define GPIO_AFRH_AFRH3_2 GPIO_AFRH_AFSEL11_2
9089 #define GPIO_AFRH_AFRH3_3 GPIO_AFRH_AFSEL11_3
9090 #define GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12
9091 #define GPIO_AFRH_AFRH4_0 GPIO_AFRH_AFSEL12_0
9092 #define GPIO_AFRH_AFRH4_1 GPIO_AFRH_AFSEL12_1
9093 #define GPIO_AFRH_AFRH4_2 GPIO_AFRH_AFSEL12_2
9094 #define GPIO_AFRH_AFRH4_3 GPIO_AFRH_AFSEL12_3
9095 #define GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13
9096 #define GPIO_AFRH_AFRH5_0 GPIO_AFRH_AFSEL13_0
9097 #define GPIO_AFRH_AFRH5_1 GPIO_AFRH_AFSEL13_1
9098 #define GPIO_AFRH_AFRH5_2 GPIO_AFRH_AFSEL13_2
9099 #define GPIO_AFRH_AFRH5_3 GPIO_AFRH_AFSEL13_3
9100 #define GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14
9101 #define GPIO_AFRH_AFRH6_0 GPIO_AFRH_AFSEL14_0
9102 #define GPIO_AFRH_AFRH6_1 GPIO_AFRH_AFSEL14_1
9103 #define GPIO_AFRH_AFRH6_2 GPIO_AFRH_AFSEL14_2
9104 #define GPIO_AFRH_AFRH6_3 GPIO_AFRH_AFSEL14_3
9105 #define GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15
9106 #define GPIO_AFRH_AFRH7_0 GPIO_AFRH_AFSEL15_0
9107 #define GPIO_AFRH_AFRH7_1 GPIO_AFRH_AFSEL15_1
9108 #define GPIO_AFRH_AFRH7_2 GPIO_AFRH_AFSEL15_2
9109 #define GPIO_AFRH_AFRH7_3 GPIO_AFRH_AFSEL15_3
9110
9111 /****************** Bits definition for GPIO_BRR register ******************/
9112 #define GPIO_BRR_BR0_Pos (0U)
9113 #define GPIO_BRR_BR0_Msk (0x1U << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */
9114 #define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk
9115 #define GPIO_BRR_BR1_Pos (1U)
9116 #define GPIO_BRR_BR1_Msk (0x1U << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */
9117 #define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk
9118 #define GPIO_BRR_BR2_Pos (2U)
9119 #define GPIO_BRR_BR2_Msk (0x1U << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */
9120 #define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk
9121 #define GPIO_BRR_BR3_Pos (3U)
9122 #define GPIO_BRR_BR3_Msk (0x1U << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */
9123 #define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk
9124 #define GPIO_BRR_BR4_Pos (4U)
9125 #define GPIO_BRR_BR4_Msk (0x1U << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */
9126 #define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk
9127 #define GPIO_BRR_BR5_Pos (5U)
9128 #define GPIO_BRR_BR5_Msk (0x1U << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */
9129 #define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk
9130 #define GPIO_BRR_BR6_Pos (6U)
9131 #define GPIO_BRR_BR6_Msk (0x1U << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */
9132 #define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk
9133 #define GPIO_BRR_BR7_Pos (7U)
9134 #define GPIO_BRR_BR7_Msk (0x1U << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */
9135 #define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk
9136 #define GPIO_BRR_BR8_Pos (8U)
9137 #define GPIO_BRR_BR8_Msk (0x1U << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */
9138 #define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk
9139 #define GPIO_BRR_BR9_Pos (9U)
9140 #define GPIO_BRR_BR9_Msk (0x1U << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */
9141 #define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk
9142 #define GPIO_BRR_BR10_Pos (10U)
9143 #define GPIO_BRR_BR10_Msk (0x1U << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */
9144 #define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk
9145 #define GPIO_BRR_BR11_Pos (11U)
9146 #define GPIO_BRR_BR11_Msk (0x1U << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */
9147 #define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk
9148 #define GPIO_BRR_BR12_Pos (12U)
9149 #define GPIO_BRR_BR12_Msk (0x1U << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */
9150 #define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk
9151 #define GPIO_BRR_BR13_Pos (13U)
9152 #define GPIO_BRR_BR13_Msk (0x1U << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */
9153 #define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk
9154 #define GPIO_BRR_BR14_Pos (14U)
9155 #define GPIO_BRR_BR14_Msk (0x1U << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */
9156 #define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk
9157 #define GPIO_BRR_BR15_Pos (15U)
9158 #define GPIO_BRR_BR15_Msk (0x1U << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */
9159 #define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk
9160
9161
9162 /******************************************************************************/
9163 /* */
9164 /* Inter-integrated Circuit Interface */
9165 /* */
9166 /******************************************************************************/
9167 /******************* Bit definition for I2C_CR1 register ********************/
9168 #define I2C_CR1_PE_Pos (0U)
9169 #define I2C_CR1_PE_Msk (0x1U << I2C_CR1_PE_Pos) /*!< 0x00000001 */
9170 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!<Peripheral Enable */
9171 #define I2C_CR1_SMBUS_Pos (1U)
9172 #define I2C_CR1_SMBUS_Msk (0x1U << I2C_CR1_SMBUS_Pos) /*!< 0x00000002 */
9173 #define I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk /*!<SMBus Mode */
9174 #define I2C_CR1_SMBTYPE_Pos (3U)
9175 #define I2C_CR1_SMBTYPE_Msk (0x1U << I2C_CR1_SMBTYPE_Pos) /*!< 0x00000008 */
9176 #define I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk /*!<SMBus Type */
9177 #define I2C_CR1_ENARP_Pos (4U)
9178 #define I2C_CR1_ENARP_Msk (0x1U << I2C_CR1_ENARP_Pos) /*!< 0x00000010 */
9179 #define I2C_CR1_ENARP I2C_CR1_ENARP_Msk /*!<ARP Enable */
9180 #define I2C_CR1_ENPEC_Pos (5U)
9181 #define I2C_CR1_ENPEC_Msk (0x1U << I2C_CR1_ENPEC_Pos) /*!< 0x00000020 */
9182 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!<PEC Enable */
9183 #define I2C_CR1_ENGC_Pos (6U)
9184 #define I2C_CR1_ENGC_Msk (0x1U << I2C_CR1_ENGC_Pos) /*!< 0x00000040 */
9185 #define I2C_CR1_ENGC I2C_CR1_ENGC_Msk /*!<General Call Enable */
9186 #define I2C_CR1_NOSTRETCH_Pos (7U)
9187 #define I2C_CR1_NOSTRETCH_Msk (0x1U << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00000080 */
9188 #define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!<Clock Stretching Disable (Slave mode) */
9189 #define I2C_CR1_START_Pos (8U)
9190 #define I2C_CR1_START_Msk (0x1U << I2C_CR1_START_Pos) /*!< 0x00000100 */
9191 #define I2C_CR1_START I2C_CR1_START_Msk /*!<Start Generation */
9192 #define I2C_CR1_STOP_Pos (9U)
9193 #define I2C_CR1_STOP_Msk (0x1U << I2C_CR1_STOP_Pos) /*!< 0x00000200 */
9194 #define I2C_CR1_STOP I2C_CR1_STOP_Msk /*!<Stop Generation */
9195 #define I2C_CR1_ACK_Pos (10U)
9196 #define I2C_CR1_ACK_Msk (0x1U << I2C_CR1_ACK_Pos) /*!< 0x00000400 */
9197 #define I2C_CR1_ACK I2C_CR1_ACK_Msk /*!<Acknowledge Enable */
9198 #define I2C_CR1_POS_Pos (11U)
9199 #define I2C_CR1_POS_Msk (0x1U << I2C_CR1_POS_Pos) /*!< 0x00000800 */
9200 #define I2C_CR1_POS I2C_CR1_POS_Msk /*!<Acknowledge/PEC Position (for data reception) */
9201 #define I2C_CR1_PEC_Pos (12U)
9202 #define I2C_CR1_PEC_Msk (0x1U << I2C_CR1_PEC_Pos) /*!< 0x00001000 */
9203 #define I2C_CR1_PEC I2C_CR1_PEC_Msk /*!<Packet Error Checking */
9204 #define I2C_CR1_ALERT_Pos (13U)
9205 #define I2C_CR1_ALERT_Msk (0x1U << I2C_CR1_ALERT_Pos) /*!< 0x00002000 */
9206 #define I2C_CR1_ALERT I2C_CR1_ALERT_Msk /*!<SMBus Alert */
9207 #define I2C_CR1_SWRST_Pos (15U)
9208 #define I2C_CR1_SWRST_Msk (0x1U << I2C_CR1_SWRST_Pos) /*!< 0x00008000 */
9209 #define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!<Software Reset */
9210
9211 /******************* Bit definition for I2C_CR2 register ********************/
9212 #define I2C_CR2_FREQ_Pos (0U)
9213 #define I2C_CR2_FREQ_Msk (0x3FU << I2C_CR2_FREQ_Pos) /*!< 0x0000003F */
9214 #define I2C_CR2_FREQ I2C_CR2_FREQ_Msk /*!<FREQ[5:0] bits (Peripheral Clock Frequency) */
9215 #define I2C_CR2_FREQ_0 (0x01U << I2C_CR2_FREQ_Pos) /*!< 0x00000001 */
9216 #define I2C_CR2_FREQ_1 (0x02U << I2C_CR2_FREQ_Pos) /*!< 0x00000002 */
9217 #define I2C_CR2_FREQ_2 (0x04U << I2C_CR2_FREQ_Pos) /*!< 0x00000004 */
9218 #define I2C_CR2_FREQ_3 (0x08U << I2C_CR2_FREQ_Pos) /*!< 0x00000008 */
9219 #define I2C_CR2_FREQ_4 (0x10U << I2C_CR2_FREQ_Pos) /*!< 0x00000010 */
9220 #define I2C_CR2_FREQ_5 (0x20U << I2C_CR2_FREQ_Pos) /*!< 0x00000020 */
9221
9222 #define I2C_CR2_ITERREN_Pos (8U)
9223 #define I2C_CR2_ITERREN_Msk (0x1U << I2C_CR2_ITERREN_Pos) /*!< 0x00000100 */
9224 #define I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk /*!<Error Interrupt Enable */
9225 #define I2C_CR2_ITEVTEN_Pos (9U)
9226 #define I2C_CR2_ITEVTEN_Msk (0x1U << I2C_CR2_ITEVTEN_Pos) /*!< 0x00000200 */
9227 #define I2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk /*!<Event Interrupt Enable */
9228 #define I2C_CR2_ITBUFEN_Pos (10U)
9229 #define I2C_CR2_ITBUFEN_Msk (0x1U << I2C_CR2_ITBUFEN_Pos) /*!< 0x00000400 */
9230 #define I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk /*!<Buffer Interrupt Enable */
9231 #define I2C_CR2_DMAEN_Pos (11U)
9232 #define I2C_CR2_DMAEN_Msk (0x1U << I2C_CR2_DMAEN_Pos) /*!< 0x00000800 */
9233 #define I2C_CR2_DMAEN I2C_CR2_DMAEN_Msk /*!<DMA Requests Enable */
9234 #define I2C_CR2_LAST_Pos (12U)
9235 #define I2C_CR2_LAST_Msk (0x1U << I2C_CR2_LAST_Pos) /*!< 0x00001000 */
9236 #define I2C_CR2_LAST I2C_CR2_LAST_Msk /*!<DMA Last Transfer */
9237
9238 /******************* Bit definition for I2C_OAR1 register *******************/
9239 #define I2C_OAR1_ADD1_7 0x000000FEU /*!<Interface Address */
9240 #define I2C_OAR1_ADD8_9 0x00000300U /*!<Interface Address */
9241
9242 #define I2C_OAR1_ADD0_Pos (0U)
9243 #define I2C_OAR1_ADD0_Msk (0x1U << I2C_OAR1_ADD0_Pos) /*!< 0x00000001 */
9244 #define I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk /*!<Bit 0 */
9245 #define I2C_OAR1_ADD1_Pos (1U)
9246 #define I2C_OAR1_ADD1_Msk (0x1U << I2C_OAR1_ADD1_Pos) /*!< 0x00000002 */
9247 #define I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk /*!<Bit 1 */
9248 #define I2C_OAR1_ADD2_Pos (2U)
9249 #define I2C_OAR1_ADD2_Msk (0x1U << I2C_OAR1_ADD2_Pos) /*!< 0x00000004 */
9250 #define I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk /*!<Bit 2 */
9251 #define I2C_OAR1_ADD3_Pos (3U)
9252 #define I2C_OAR1_ADD3_Msk (0x1U << I2C_OAR1_ADD3_Pos) /*!< 0x00000008 */
9253 #define I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk /*!<Bit 3 */
9254 #define I2C_OAR1_ADD4_Pos (4U)
9255 #define I2C_OAR1_ADD4_Msk (0x1U << I2C_OAR1_ADD4_Pos) /*!< 0x00000010 */
9256 #define I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk /*!<Bit 4 */
9257 #define I2C_OAR1_ADD5_Pos (5U)
9258 #define I2C_OAR1_ADD5_Msk (0x1U << I2C_OAR1_ADD5_Pos) /*!< 0x00000020 */
9259 #define I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk /*!<Bit 5 */
9260 #define I2C_OAR1_ADD6_Pos (6U)
9261 #define I2C_OAR1_ADD6_Msk (0x1U << I2C_OAR1_ADD6_Pos) /*!< 0x00000040 */
9262 #define I2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk /*!<Bit 6 */
9263 #define I2C_OAR1_ADD7_Pos (7U)
9264 #define I2C_OAR1_ADD7_Msk (0x1U << I2C_OAR1_ADD7_Pos) /*!< 0x00000080 */
9265 #define I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk /*!<Bit 7 */
9266 #define I2C_OAR1_ADD8_Pos (8U)
9267 #define I2C_OAR1_ADD8_Msk (0x1U << I2C_OAR1_ADD8_Pos) /*!< 0x00000100 */
9268 #define I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk /*!<Bit 8 */
9269 #define I2C_OAR1_ADD9_Pos (9U)
9270 #define I2C_OAR1_ADD9_Msk (0x1U << I2C_OAR1_ADD9_Pos) /*!< 0x00000200 */
9271 #define I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk /*!<Bit 9 */
9272
9273 #define I2C_OAR1_ADDMODE_Pos (15U)
9274 #define I2C_OAR1_ADDMODE_Msk (0x1U << I2C_OAR1_ADDMODE_Pos) /*!< 0x00008000 */
9275 #define I2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk /*!<Addressing Mode (Slave mode) */
9276
9277 /******************* Bit definition for I2C_OAR2 register *******************/
9278 #define I2C_OAR2_ENDUAL_Pos (0U)
9279 #define I2C_OAR2_ENDUAL_Msk (0x1U << I2C_OAR2_ENDUAL_Pos) /*!< 0x00000001 */
9280 #define I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk /*!<Dual addressing mode enable */
9281 #define I2C_OAR2_ADD2_Pos (1U)
9282 #define I2C_OAR2_ADD2_Msk (0x7FU << I2C_OAR2_ADD2_Pos) /*!< 0x000000FE */
9283 #define I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk /*!<Interface address */
9284
9285 /******************** Bit definition for I2C_DR register ********************/
9286 #define I2C_DR_DR_Pos (0U)
9287 #define I2C_DR_DR_Msk (0xFFU << I2C_DR_DR_Pos) /*!< 0x000000FF */
9288 #define I2C_DR_DR I2C_DR_DR_Msk /*!<8-bit Data Register */
9289
9290 /******************* Bit definition for I2C_SR1 register ********************/
9291 #define I2C_SR1_SB_Pos (0U)
9292 #define I2C_SR1_SB_Msk (0x1U << I2C_SR1_SB_Pos) /*!< 0x00000001 */
9293 #define I2C_SR1_SB I2C_SR1_SB_Msk /*!<Start Bit (Master mode) */
9294 #define I2C_SR1_ADDR_Pos (1U)
9295 #define I2C_SR1_ADDR_Msk (0x1U << I2C_SR1_ADDR_Pos) /*!< 0x00000002 */
9296 #define I2C_SR1_ADDR I2C_SR1_ADDR_Msk /*!<Address sent (master mode)/matched (slave mode) */
9297 #define I2C_SR1_BTF_Pos (2U)
9298 #define I2C_SR1_BTF_Msk (0x1U << I2C_SR1_BTF_Pos) /*!< 0x00000004 */
9299 #define I2C_SR1_BTF I2C_SR1_BTF_Msk /*!<Byte Transfer Finished */
9300 #define I2C_SR1_ADD10_Pos (3U)
9301 #define I2C_SR1_ADD10_Msk (0x1U << I2C_SR1_ADD10_Pos) /*!< 0x00000008 */
9302 #define I2C_SR1_ADD10 I2C_SR1_ADD10_Msk /*!<10-bit header sent (Master mode) */
9303 #define I2C_SR1_STOPF_Pos (4U)
9304 #define I2C_SR1_STOPF_Msk (0x1U << I2C_SR1_STOPF_Pos) /*!< 0x00000010 */
9305 #define I2C_SR1_STOPF I2C_SR1_STOPF_Msk /*!<Stop detection (Slave mode) */
9306 #define I2C_SR1_RXNE_Pos (6U)
9307 #define I2C_SR1_RXNE_Msk (0x1U << I2C_SR1_RXNE_Pos) /*!< 0x00000040 */
9308 #define I2C_SR1_RXNE I2C_SR1_RXNE_Msk /*!<Data Register not Empty (receivers) */
9309 #define I2C_SR1_TXE_Pos (7U)
9310 #define I2C_SR1_TXE_Msk (0x1U << I2C_SR1_TXE_Pos) /*!< 0x00000080 */
9311 #define I2C_SR1_TXE I2C_SR1_TXE_Msk /*!<Data Register Empty (transmitters) */
9312 #define I2C_SR1_BERR_Pos (8U)
9313 #define I2C_SR1_BERR_Msk (0x1U << I2C_SR1_BERR_Pos) /*!< 0x00000100 */
9314 #define I2C_SR1_BERR I2C_SR1_BERR_Msk /*!<Bus Error */
9315 #define I2C_SR1_ARLO_Pos (9U)
9316 #define I2C_SR1_ARLO_Msk (0x1U << I2C_SR1_ARLO_Pos) /*!< 0x00000200 */
9317 #define I2C_SR1_ARLO I2C_SR1_ARLO_Msk /*!<Arbitration Lost (master mode) */
9318 #define I2C_SR1_AF_Pos (10U)
9319 #define I2C_SR1_AF_Msk (0x1U << I2C_SR1_AF_Pos) /*!< 0x00000400 */
9320 #define I2C_SR1_AF I2C_SR1_AF_Msk /*!<Acknowledge Failure */
9321 #define I2C_SR1_OVR_Pos (11U)
9322 #define I2C_SR1_OVR_Msk (0x1U << I2C_SR1_OVR_Pos) /*!< 0x00000800 */
9323 #define I2C_SR1_OVR I2C_SR1_OVR_Msk /*!<Overrun/Underrun */
9324 #define I2C_SR1_PECERR_Pos (12U)
9325 #define I2C_SR1_PECERR_Msk (0x1U << I2C_SR1_PECERR_Pos) /*!< 0x00001000 */
9326 #define I2C_SR1_PECERR I2C_SR1_PECERR_Msk /*!<PEC Error in reception */
9327 #define I2C_SR1_TIMEOUT_Pos (14U)
9328 #define I2C_SR1_TIMEOUT_Msk (0x1U << I2C_SR1_TIMEOUT_Pos) /*!< 0x00004000 */
9329 #define I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk /*!<Timeout or Tlow Error */
9330 #define I2C_SR1_SMBALERT_Pos (15U)
9331 #define I2C_SR1_SMBALERT_Msk (0x1U << I2C_SR1_SMBALERT_Pos) /*!< 0x00008000 */
9332 #define I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk /*!<SMBus Alert */
9333
9334 /******************* Bit definition for I2C_SR2 register ********************/
9335 #define I2C_SR2_MSL_Pos (0U)
9336 #define I2C_SR2_MSL_Msk (0x1U << I2C_SR2_MSL_Pos) /*!< 0x00000001 */
9337 #define I2C_SR2_MSL I2C_SR2_MSL_Msk /*!<Master/Slave */
9338 #define I2C_SR2_BUSY_Pos (1U)
9339 #define I2C_SR2_BUSY_Msk (0x1U << I2C_SR2_BUSY_Pos) /*!< 0x00000002 */
9340 #define I2C_SR2_BUSY I2C_SR2_BUSY_Msk /*!<Bus Busy */
9341 #define I2C_SR2_TRA_Pos (2U)
9342 #define I2C_SR2_TRA_Msk (0x1U << I2C_SR2_TRA_Pos) /*!< 0x00000004 */
9343 #define I2C_SR2_TRA I2C_SR2_TRA_Msk /*!<Transmitter/Receiver */
9344 #define I2C_SR2_GENCALL_Pos (4U)
9345 #define I2C_SR2_GENCALL_Msk (0x1U << I2C_SR2_GENCALL_Pos) /*!< 0x00000010 */
9346 #define I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk /*!<General Call Address (Slave mode) */
9347 #define I2C_SR2_SMBDEFAULT_Pos (5U)
9348 #define I2C_SR2_SMBDEFAULT_Msk (0x1U << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
9349 #define I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk /*!<SMBus Device Default Address (Slave mode) */
9350 #define I2C_SR2_SMBHOST_Pos (6U)
9351 #define I2C_SR2_SMBHOST_Msk (0x1U << I2C_SR2_SMBHOST_Pos) /*!< 0x00000040 */
9352 #define I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk /*!<SMBus Host Header (Slave mode) */
9353 #define I2C_SR2_DUALF_Pos (7U)
9354 #define I2C_SR2_DUALF_Msk (0x1U << I2C_SR2_DUALF_Pos) /*!< 0x00000080 */
9355 #define I2C_SR2_DUALF I2C_SR2_DUALF_Msk /*!<Dual Flag (Slave mode) */
9356 #define I2C_SR2_PEC_Pos (8U)
9357 #define I2C_SR2_PEC_Msk (0xFFU << I2C_SR2_PEC_Pos) /*!< 0x0000FF00 */
9358 #define I2C_SR2_PEC I2C_SR2_PEC_Msk /*!<Packet Error Checking Register */
9359
9360 /******************* Bit definition for I2C_CCR register ********************/
9361 #define I2C_CCR_CCR_Pos (0U)
9362 #define I2C_CCR_CCR_Msk (0xFFFU << I2C_CCR_CCR_Pos) /*!< 0x00000FFF */
9363 #define I2C_CCR_CCR I2C_CCR_CCR_Msk /*!<Clock Control Register in Fast/Standard mode (Master mode) */
9364 #define I2C_CCR_DUTY_Pos (14U)
9365 #define I2C_CCR_DUTY_Msk (0x1U << I2C_CCR_DUTY_Pos) /*!< 0x00004000 */
9366 #define I2C_CCR_DUTY I2C_CCR_DUTY_Msk /*!<Fast Mode Duty Cycle */
9367 #define I2C_CCR_FS_Pos (15U)
9368 #define I2C_CCR_FS_Msk (0x1U << I2C_CCR_FS_Pos) /*!< 0x00008000 */
9369 #define I2C_CCR_FS I2C_CCR_FS_Msk /*!<I2C Master Mode Selection */
9370
9371 /****************** Bit definition for I2C_TRISE register *******************/
9372 #define I2C_TRISE_TRISE_Pos (0U)
9373 #define I2C_TRISE_TRISE_Msk (0x3FU << I2C_TRISE_TRISE_Pos) /*!< 0x0000003F */
9374 #define I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */
9375
9376 /****************** Bit definition for I2C_FLTR register *******************/
9377 #define I2C_FLTR_DNF_Pos (0U)
9378 #define I2C_FLTR_DNF_Msk (0xFU << I2C_FLTR_DNF_Pos) /*!< 0x0000000F */
9379 #define I2C_FLTR_DNF I2C_FLTR_DNF_Msk /*!<Digital Noise Filter */
9380 #define I2C_FLTR_ANOFF_Pos (4U)
9381 #define I2C_FLTR_ANOFF_Msk (0x1U << I2C_FLTR_ANOFF_Pos) /*!< 0x00000010 */
9382 #define I2C_FLTR_ANOFF I2C_FLTR_ANOFF_Msk /*!<Analog Noise Filter OFF */
9383
9384 /******************************************************************************/
9385 /* */
9386 /* Fast Mode Plus Inter-integrated Circuit Interface (I2C) */
9387 /* */
9388 /******************************************************************************/
9389 /******************* Bit definition for I2C_CR1 register *******************/
9390 #define FMPI2C_CR1_PE_Pos (0U)
9391 #define FMPI2C_CR1_PE_Msk (0x1U << FMPI2C_CR1_PE_Pos) /*!< 0x00000001 */
9392 #define FMPI2C_CR1_PE FMPI2C_CR1_PE_Msk /*!< Peripheral enable */
9393 #define FMPI2C_CR1_TXIE_Pos (1U)
9394 #define FMPI2C_CR1_TXIE_Msk (0x1U << FMPI2C_CR1_TXIE_Pos) /*!< 0x00000002 */
9395 #define FMPI2C_CR1_TXIE FMPI2C_CR1_TXIE_Msk /*!< TX interrupt enable */
9396 #define FMPI2C_CR1_RXIE_Pos (2U)
9397 #define FMPI2C_CR1_RXIE_Msk (0x1U << FMPI2C_CR1_RXIE_Pos) /*!< 0x00000004 */
9398 #define FMPI2C_CR1_RXIE FMPI2C_CR1_RXIE_Msk /*!< RX interrupt enable */
9399 #define FMPI2C_CR1_ADDRIE_Pos (3U)
9400 #define FMPI2C_CR1_ADDRIE_Msk (0x1U << FMPI2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */
9401 #define FMPI2C_CR1_ADDRIE FMPI2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */
9402 #define FMPI2C_CR1_NACKIE_Pos (4U)
9403 #define FMPI2C_CR1_NACKIE_Msk (0x1U << FMPI2C_CR1_NACKIE_Pos) /*!< 0x00000010 */
9404 #define FMPI2C_CR1_NACKIE FMPI2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */
9405 #define FMPI2C_CR1_STOPIE_Pos (5U)
9406 #define FMPI2C_CR1_STOPIE_Msk (0x1U << FMPI2C_CR1_STOPIE_Pos) /*!< 0x00000020 */
9407 #define FMPI2C_CR1_STOPIE FMPI2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */
9408 #define FMPI2C_CR1_TCIE_Pos (6U)
9409 #define FMPI2C_CR1_TCIE_Msk (0x1U << FMPI2C_CR1_TCIE_Pos) /*!< 0x00000040 */
9410 #define FMPI2C_CR1_TCIE FMPI2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */
9411 #define FMPI2C_CR1_ERRIE_Pos (7U)
9412 #define FMPI2C_CR1_ERRIE_Msk (0x1U << FMPI2C_CR1_ERRIE_Pos) /*!< 0x00000080 */
9413 #define FMPI2C_CR1_ERRIE FMPI2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */
9414 #define FMPI2C_CR1_DFN_Pos (8U)
9415 #define FMPI2C_CR1_DFN_Msk (0xFU << FMPI2C_CR1_DFN_Pos) /*!< 0x00000F00 */
9416 #define FMPI2C_CR1_DFN FMPI2C_CR1_DFN_Msk /*!< Digital noise filter */
9417 #define FMPI2C_CR1_ANFOFF_Pos (12U)
9418 #define FMPI2C_CR1_ANFOFF_Msk (0x1U << FMPI2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */
9419 #define FMPI2C_CR1_ANFOFF FMPI2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */
9420 #define FMPI2C_CR1_TXDMAEN_Pos (14U)
9421 #define FMPI2C_CR1_TXDMAEN_Msk (0x1U << FMPI2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */
9422 #define FMPI2C_CR1_TXDMAEN FMPI2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */
9423 #define FMPI2C_CR1_RXDMAEN_Pos (15U)
9424 #define FMPI2C_CR1_RXDMAEN_Msk (0x1U << FMPI2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */
9425 #define FMPI2C_CR1_RXDMAEN FMPI2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */
9426 #define FMPI2C_CR1_SBC_Pos (16U)
9427 #define FMPI2C_CR1_SBC_Msk (0x1U << FMPI2C_CR1_SBC_Pos) /*!< 0x00010000 */
9428 #define FMPI2C_CR1_SBC FMPI2C_CR1_SBC_Msk /*!< Slave byte control */
9429 #define FMPI2C_CR1_NOSTRETCH_Pos (17U)
9430 #define FMPI2C_CR1_NOSTRETCH_Msk (0x1U << FMPI2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */
9431 #define FMPI2C_CR1_NOSTRETCH FMPI2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */
9432 #define FMPI2C_CR1_GCEN_Pos (19U)
9433 #define FMPI2C_CR1_GCEN_Msk (0x1U << FMPI2C_CR1_GCEN_Pos) /*!< 0x00080000 */
9434 #define FMPI2C_CR1_GCEN FMPI2C_CR1_GCEN_Msk /*!< General call enable */
9435 #define FMPI2C_CR1_SMBHEN_Pos (20U)
9436 #define FMPI2C_CR1_SMBHEN_Msk (0x1U << FMPI2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */
9437 #define FMPI2C_CR1_SMBHEN FMPI2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */
9438 #define FMPI2C_CR1_SMBDEN_Pos (21U)
9439 #define FMPI2C_CR1_SMBDEN_Msk (0x1U << FMPI2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */
9440 #define FMPI2C_CR1_SMBDEN FMPI2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */
9441 #define FMPI2C_CR1_ALERTEN_Pos (22U)
9442 #define FMPI2C_CR1_ALERTEN_Msk (0x1U << FMPI2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */
9443 #define FMPI2C_CR1_ALERTEN FMPI2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */
9444 #define FMPI2C_CR1_PECEN_Pos (23U)
9445 #define FMPI2C_CR1_PECEN_Msk (0x1U << FMPI2C_CR1_PECEN_Pos) /*!< 0x00800000 */
9446 #define FMPI2C_CR1_PECEN FMPI2C_CR1_PECEN_Msk /*!< PEC enable */
9447
9448 /****************** Bit definition for I2C_CR2 register ********************/
9449 #define FMPI2C_CR2_SADD_Pos (0U)
9450 #define FMPI2C_CR2_SADD_Msk (0x3FFU << FMPI2C_CR2_SADD_Pos) /*!< 0x000003FF */
9451 #define FMPI2C_CR2_SADD FMPI2C_CR2_SADD_Msk /*!< Slave address (master mode) */
9452 #define FMPI2C_CR2_RD_WRN_Pos (10U)
9453 #define FMPI2C_CR2_RD_WRN_Msk (0x1U << FMPI2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */
9454 #define FMPI2C_CR2_RD_WRN FMPI2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */
9455 #define FMPI2C_CR2_ADD10_Pos (11U)
9456 #define FMPI2C_CR2_ADD10_Msk (0x1U << FMPI2C_CR2_ADD10_Pos) /*!< 0x00000800 */
9457 #define FMPI2C_CR2_ADD10 FMPI2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */
9458 #define FMPI2C_CR2_HEAD10R_Pos (12U)
9459 #define FMPI2C_CR2_HEAD10R_Msk (0x1U << FMPI2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */
9460 #define FMPI2C_CR2_HEAD10R FMPI2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */
9461 #define FMPI2C_CR2_START_Pos (13U)
9462 #define FMPI2C_CR2_START_Msk (0x1U << FMPI2C_CR2_START_Pos) /*!< 0x00002000 */
9463 #define FMPI2C_CR2_START FMPI2C_CR2_START_Msk /*!< START generation */
9464 #define FMPI2C_CR2_STOP_Pos (14U)
9465 #define FMPI2C_CR2_STOP_Msk (0x1U << FMPI2C_CR2_STOP_Pos) /*!< 0x00004000 */
9466 #define FMPI2C_CR2_STOP FMPI2C_CR2_STOP_Msk /*!< STOP generation (master mode) */
9467 #define FMPI2C_CR2_NACK_Pos (15U)
9468 #define FMPI2C_CR2_NACK_Msk (0x1U << FMPI2C_CR2_NACK_Pos) /*!< 0x00008000 */
9469 #define FMPI2C_CR2_NACK FMPI2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */
9470 #define FMPI2C_CR2_NBYTES_Pos (16U)
9471 #define FMPI2C_CR2_NBYTES_Msk (0xFFU << FMPI2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */
9472 #define FMPI2C_CR2_NBYTES FMPI2C_CR2_NBYTES_Msk /*!< Number of bytes */
9473 #define FMPI2C_CR2_RELOAD_Pos (24U)
9474 #define FMPI2C_CR2_RELOAD_Msk (0x1U << FMPI2C_CR2_RELOAD_Pos) /*!< 0x01000000 */
9475 #define FMPI2C_CR2_RELOAD FMPI2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */
9476 #define FMPI2C_CR2_AUTOEND_Pos (25U)
9477 #define FMPI2C_CR2_AUTOEND_Msk (0x1U << FMPI2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */
9478 #define FMPI2C_CR2_AUTOEND FMPI2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */
9479 #define FMPI2C_CR2_PECBYTE_Pos (26U)
9480 #define FMPI2C_CR2_PECBYTE_Msk (0x1U << FMPI2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */
9481 #define FMPI2C_CR2_PECBYTE FMPI2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */
9482
9483 /******************* Bit definition for I2C_OAR1 register ******************/
9484 #define FMPI2C_OAR1_OA1_Pos (0U)
9485 #define FMPI2C_OAR1_OA1_Msk (0x3FFU << FMPI2C_OAR1_OA1_Pos) /*!< 0x000003FF */
9486 #define FMPI2C_OAR1_OA1 FMPI2C_OAR1_OA1_Msk /*!< Interface own address 1 */
9487 #define FMPI2C_OAR1_OA1MODE_Pos (10U)
9488 #define FMPI2C_OAR1_OA1MODE_Msk (0x1U << FMPI2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */
9489 #define FMPI2C_OAR1_OA1MODE FMPI2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */
9490 #define FMPI2C_OAR1_OA1EN_Pos (15U)
9491 #define FMPI2C_OAR1_OA1EN_Msk (0x1U << FMPI2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */
9492 #define FMPI2C_OAR1_OA1EN FMPI2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */
9493
9494 /******************* Bit definition for I2C_OAR2 register ******************/
9495 #define FMPI2C_OAR2_OA2_Pos (1U)
9496 #define FMPI2C_OAR2_OA2_Msk (0x7FU << FMPI2C_OAR2_OA2_Pos) /*!< 0x000000FE */
9497 #define FMPI2C_OAR2_OA2 FMPI2C_OAR2_OA2_Msk /*!< Interface own address 2 */
9498 #define FMPI2C_OAR2_OA2MSK_Pos (8U)
9499 #define FMPI2C_OAR2_OA2MSK_Msk (0x7U << FMPI2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */
9500 #define FMPI2C_OAR2_OA2MSK FMPI2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */
9501 #define FMPI2C_OAR2_OA2EN_Pos (15U)
9502 #define FMPI2C_OAR2_OA2EN_Msk (0x1U << FMPI2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */
9503 #define FMPI2C_OAR2_OA2EN FMPI2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */
9504
9505 /******************* Bit definition for I2C_TIMINGR register *******************/
9506 #define FMPI2C_TIMINGR_SCLL_Pos (0U)
9507 #define FMPI2C_TIMINGR_SCLL_Msk (0xFFU << FMPI2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */
9508 #define FMPI2C_TIMINGR_SCLL FMPI2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */
9509 #define FMPI2C_TIMINGR_SCLH_Pos (8U)
9510 #define FMPI2C_TIMINGR_SCLH_Msk (0xFFU << FMPI2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */
9511 #define FMPI2C_TIMINGR_SCLH FMPI2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */
9512 #define FMPI2C_TIMINGR_SDADEL_Pos (16U)
9513 #define FMPI2C_TIMINGR_SDADEL_Msk (0xFU << FMPI2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */
9514 #define FMPI2C_TIMINGR_SDADEL FMPI2C_TIMINGR_SDADEL_Msk /*!< Data hold time */
9515 #define FMPI2C_TIMINGR_SCLDEL_Pos (20U)
9516 #define FMPI2C_TIMINGR_SCLDEL_Msk (0xFU << FMPI2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */
9517 #define FMPI2C_TIMINGR_SCLDEL FMPI2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */
9518 #define FMPI2C_TIMINGR_PRESC_Pos (28U)
9519 #define FMPI2C_TIMINGR_PRESC_Msk (0xFU << FMPI2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */
9520 #define FMPI2C_TIMINGR_PRESC FMPI2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */
9521
9522 /******************* Bit definition for I2C_TIMEOUTR register *******************/
9523 #define FMPI2C_TIMEOUTR_TIMEOUTA_Pos (0U)
9524 #define FMPI2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFU << FMPI2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */
9525 #define FMPI2C_TIMEOUTR_TIMEOUTA FMPI2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */
9526 #define FMPI2C_TIMEOUTR_TIDLE_Pos (12U)
9527 #define FMPI2C_TIMEOUTR_TIDLE_Msk (0x1U << FMPI2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */
9528 #define FMPI2C_TIMEOUTR_TIDLE FMPI2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */
9529 #define FMPI2C_TIMEOUTR_TIMOUTEN_Pos (15U)
9530 #define FMPI2C_TIMEOUTR_TIMOUTEN_Msk (0x1U << FMPI2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */
9531 #define FMPI2C_TIMEOUTR_TIMOUTEN FMPI2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */
9532 #define FMPI2C_TIMEOUTR_TIMEOUTB_Pos (16U)
9533 #define FMPI2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFU << FMPI2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */
9534 #define FMPI2C_TIMEOUTR_TIMEOUTB FMPI2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B */
9535 #define FMPI2C_TIMEOUTR_TEXTEN_Pos (31U)
9536 #define FMPI2C_TIMEOUTR_TEXTEN_Msk (0x1U << FMPI2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */
9537 #define FMPI2C_TIMEOUTR_TEXTEN FMPI2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */
9538
9539 /****************** Bit definition for I2C_ISR register *********************/
9540 #define FMPI2C_ISR_TXE_Pos (0U)
9541 #define FMPI2C_ISR_TXE_Msk (0x1U << FMPI2C_ISR_TXE_Pos) /*!< 0x00000001 */
9542 #define FMPI2C_ISR_TXE FMPI2C_ISR_TXE_Msk /*!< Transmit data register empty */
9543 #define FMPI2C_ISR_TXIS_Pos (1U)
9544 #define FMPI2C_ISR_TXIS_Msk (0x1U << FMPI2C_ISR_TXIS_Pos) /*!< 0x00000002 */
9545 #define FMPI2C_ISR_TXIS FMPI2C_ISR_TXIS_Msk /*!< Transmit interrupt status */
9546 #define FMPI2C_ISR_RXNE_Pos (2U)
9547 #define FMPI2C_ISR_RXNE_Msk (0x1U << FMPI2C_ISR_RXNE_Pos) /*!< 0x00000004 */
9548 #define FMPI2C_ISR_RXNE FMPI2C_ISR_RXNE_Msk /*!< Receive data register not empty */
9549 #define FMPI2C_ISR_ADDR_Pos (3U)
9550 #define FMPI2C_ISR_ADDR_Msk (0x1U << FMPI2C_ISR_ADDR_Pos) /*!< 0x00000008 */
9551 #define FMPI2C_ISR_ADDR FMPI2C_ISR_ADDR_Msk /*!< Address matched (slave mode) */
9552 #define FMPI2C_ISR_NACKF_Pos (4U)
9553 #define FMPI2C_ISR_NACKF_Msk (0x1U << FMPI2C_ISR_NACKF_Pos) /*!< 0x00000010 */
9554 #define FMPI2C_ISR_NACKF FMPI2C_ISR_NACKF_Msk /*!< NACK received flag */
9555 #define FMPI2C_ISR_STOPF_Pos (5U)
9556 #define FMPI2C_ISR_STOPF_Msk (0x1U << FMPI2C_ISR_STOPF_Pos) /*!< 0x00000020 */
9557 #define FMPI2C_ISR_STOPF FMPI2C_ISR_STOPF_Msk /*!< STOP detection flag */
9558 #define FMPI2C_ISR_TC_Pos (6U)
9559 #define FMPI2C_ISR_TC_Msk (0x1U << FMPI2C_ISR_TC_Pos) /*!< 0x00000040 */
9560 #define FMPI2C_ISR_TC FMPI2C_ISR_TC_Msk /*!< Transfer complete (master mode) */
9561 #define FMPI2C_ISR_TCR_Pos (7U)
9562 #define FMPI2C_ISR_TCR_Msk (0x1U << FMPI2C_ISR_TCR_Pos) /*!< 0x00000080 */
9563 #define FMPI2C_ISR_TCR FMPI2C_ISR_TCR_Msk /*!< Transfer complete reload */
9564 #define FMPI2C_ISR_BERR_Pos (8U)
9565 #define FMPI2C_ISR_BERR_Msk (0x1U << FMPI2C_ISR_BERR_Pos) /*!< 0x00000100 */
9566 #define FMPI2C_ISR_BERR FMPI2C_ISR_BERR_Msk /*!< Bus error */
9567 #define FMPI2C_ISR_ARLO_Pos (9U)
9568 #define FMPI2C_ISR_ARLO_Msk (0x1U << FMPI2C_ISR_ARLO_Pos) /*!< 0x00000200 */
9569 #define FMPI2C_ISR_ARLO FMPI2C_ISR_ARLO_Msk /*!< Arbitration lost */
9570 #define FMPI2C_ISR_OVR_Pos (10U)
9571 #define FMPI2C_ISR_OVR_Msk (0x1U << FMPI2C_ISR_OVR_Pos) /*!< 0x00000400 */
9572 #define FMPI2C_ISR_OVR FMPI2C_ISR_OVR_Msk /*!< Overrun/Underrun */
9573 #define FMPI2C_ISR_PECERR_Pos (11U)
9574 #define FMPI2C_ISR_PECERR_Msk (0x1U << FMPI2C_ISR_PECERR_Pos) /*!< 0x00000800 */
9575 #define FMPI2C_ISR_PECERR FMPI2C_ISR_PECERR_Msk /*!< PEC error in reception */
9576 #define FMPI2C_ISR_TIMEOUT_Pos (12U)
9577 #define FMPI2C_ISR_TIMEOUT_Msk (0x1U << FMPI2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */
9578 #define FMPI2C_ISR_TIMEOUT FMPI2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */
9579 #define FMPI2C_ISR_ALERT_Pos (13U)
9580 #define FMPI2C_ISR_ALERT_Msk (0x1U << FMPI2C_ISR_ALERT_Pos) /*!< 0x00002000 */
9581 #define FMPI2C_ISR_ALERT FMPI2C_ISR_ALERT_Msk /*!< SMBus alert */
9582 #define FMPI2C_ISR_BUSY_Pos (15U)
9583 #define FMPI2C_ISR_BUSY_Msk (0x1U << FMPI2C_ISR_BUSY_Pos) /*!< 0x00008000 */
9584 #define FMPI2C_ISR_BUSY FMPI2C_ISR_BUSY_Msk /*!< Bus busy */
9585 #define FMPI2C_ISR_DIR_Pos (16U)
9586 #define FMPI2C_ISR_DIR_Msk (0x1U << FMPI2C_ISR_DIR_Pos) /*!< 0x00010000 */
9587 #define FMPI2C_ISR_DIR FMPI2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */
9588 #define FMPI2C_ISR_ADDCODE_Pos (17U)
9589 #define FMPI2C_ISR_ADDCODE_Msk (0x7FU << FMPI2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */
9590 #define FMPI2C_ISR_ADDCODE FMPI2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */
9591
9592 /****************** Bit definition for I2C_ICR register *********************/
9593 #define FMPI2C_ICR_ADDRCF_Pos (3U)
9594 #define FMPI2C_ICR_ADDRCF_Msk (0x1U << FMPI2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */
9595 #define FMPI2C_ICR_ADDRCF FMPI2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */
9596 #define FMPI2C_ICR_NACKCF_Pos (4U)
9597 #define FMPI2C_ICR_NACKCF_Msk (0x1U << FMPI2C_ICR_NACKCF_Pos) /*!< 0x00000010 */
9598 #define FMPI2C_ICR_NACKCF FMPI2C_ICR_NACKCF_Msk /*!< NACK clear flag */
9599 #define FMPI2C_ICR_STOPCF_Pos (5U)
9600 #define FMPI2C_ICR_STOPCF_Msk (0x1U << FMPI2C_ICR_STOPCF_Pos) /*!< 0x00000020 */
9601 #define FMPI2C_ICR_STOPCF FMPI2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */
9602 #define FMPI2C_ICR_BERRCF_Pos (8U)
9603 #define FMPI2C_ICR_BERRCF_Msk (0x1U << FMPI2C_ICR_BERRCF_Pos) /*!< 0x00000100 */
9604 #define FMPI2C_ICR_BERRCF FMPI2C_ICR_BERRCF_Msk /*!< Bus error clear flag */
9605 #define FMPI2C_ICR_ARLOCF_Pos (9U)
9606 #define FMPI2C_ICR_ARLOCF_Msk (0x1U << FMPI2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */
9607 #define FMPI2C_ICR_ARLOCF FMPI2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */
9608 #define FMPI2C_ICR_OVRCF_Pos (10U)
9609 #define FMPI2C_ICR_OVRCF_Msk (0x1U << FMPI2C_ICR_OVRCF_Pos) /*!< 0x00000400 */
9610 #define FMPI2C_ICR_OVRCF FMPI2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */
9611 #define FMPI2C_ICR_PECCF_Pos (11U)
9612 #define FMPI2C_ICR_PECCF_Msk (0x1U << FMPI2C_ICR_PECCF_Pos) /*!< 0x00000800 */
9613 #define FMPI2C_ICR_PECCF FMPI2C_ICR_PECCF_Msk /*!< PAC error clear flag */
9614 #define FMPI2C_ICR_TIMOUTCF_Pos (12U)
9615 #define FMPI2C_ICR_TIMOUTCF_Msk (0x1U << FMPI2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */
9616 #define FMPI2C_ICR_TIMOUTCF FMPI2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */
9617 #define FMPI2C_ICR_ALERTCF_Pos (13U)
9618 #define FMPI2C_ICR_ALERTCF_Msk (0x1U << FMPI2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */
9619 #define FMPI2C_ICR_ALERTCF FMPI2C_ICR_ALERTCF_Msk /*!< Alert clear flag */
9620
9621 /****************** Bit definition for I2C_PECR register *********************/
9622 #define FMPI2C_PECR_PEC_Pos (0U)
9623 #define FMPI2C_PECR_PEC_Msk (0xFFU << FMPI2C_PECR_PEC_Pos) /*!< 0x000000FF */
9624 #define FMPI2C_PECR_PEC FMPI2C_PECR_PEC_Msk /*!< PEC register */
9625
9626 /****************** Bit definition for I2C_RXDR register *********************/
9627 #define FMPI2C_RXDR_RXDATA_Pos (0U)
9628 #define FMPI2C_RXDR_RXDATA_Msk (0xFFU << FMPI2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */
9629 #define FMPI2C_RXDR_RXDATA FMPI2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */
9630
9631 /****************** Bit definition for I2C_TXDR register *********************/
9632 #define FMPI2C_TXDR_TXDATA_Pos (0U)
9633 #define FMPI2C_TXDR_TXDATA_Msk (0xFFU << FMPI2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */
9634 #define FMPI2C_TXDR_TXDATA FMPI2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */
9635
9636
9637
9638 /******************************************************************************/
9639 /* */
9640 /* Independent WATCHDOG */
9641 /* */
9642 /******************************************************************************/
9643 /******************* Bit definition for IWDG_KR register ********************/
9644 #define IWDG_KR_KEY_Pos (0U)
9645 #define IWDG_KR_KEY_Msk (0xFFFFU << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */
9646 #define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!<Key value (write only, read 0000h) */
9647
9648 /******************* Bit definition for IWDG_PR register ********************/
9649 #define IWDG_PR_PR_Pos (0U)
9650 #define IWDG_PR_PR_Msk (0x7U << IWDG_PR_PR_Pos) /*!< 0x00000007 */
9651 #define IWDG_PR_PR IWDG_PR_PR_Msk /*!<PR[2:0] (Prescaler divider) */
9652 #define IWDG_PR_PR_0 (0x1U << IWDG_PR_PR_Pos) /*!< 0x01 */
9653 #define IWDG_PR_PR_1 (0x2U << IWDG_PR_PR_Pos) /*!< 0x02 */
9654 #define IWDG_PR_PR_2 (0x4U << IWDG_PR_PR_Pos) /*!< 0x04 */
9655
9656 /******************* Bit definition for IWDG_RLR register *******************/
9657 #define IWDG_RLR_RL_Pos (0U)
9658 #define IWDG_RLR_RL_Msk (0xFFFU << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */
9659 #define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!<Watchdog counter reload value */
9660
9661 /******************* Bit definition for IWDG_SR register ********************/
9662 #define IWDG_SR_PVU_Pos (0U)
9663 #define IWDG_SR_PVU_Msk (0x1U << IWDG_SR_PVU_Pos) /*!< 0x00000001 */
9664 #define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!<Watchdog prescaler value update */
9665 #define IWDG_SR_RVU_Pos (1U)
9666 #define IWDG_SR_RVU_Msk (0x1U << IWDG_SR_RVU_Pos) /*!< 0x00000002 */
9667 #define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!<Watchdog counter reload value update */
9668
9669
9670
9671 /******************************************************************************/
9672 /* */
9673 /* Power Control */
9674 /* */
9675 /******************************************************************************/
9676 /******************** Bit definition for PWR_CR register ********************/
9677 #define PWR_CR_LPDS_Pos (0U)
9678 #define PWR_CR_LPDS_Msk (0x1U << PWR_CR_LPDS_Pos) /*!< 0x00000001 */
9679 #define PWR_CR_LPDS PWR_CR_LPDS_Msk /*!< Low-Power Deepsleep */
9680 #define PWR_CR_PDDS_Pos (1U)
9681 #define PWR_CR_PDDS_Msk (0x1U << PWR_CR_PDDS_Pos) /*!< 0x00000002 */
9682 #define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */
9683 #define PWR_CR_CWUF_Pos (2U)
9684 #define PWR_CR_CWUF_Msk (0x1U << PWR_CR_CWUF_Pos) /*!< 0x00000004 */
9685 #define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */
9686 #define PWR_CR_CSBF_Pos (3U)
9687 #define PWR_CR_CSBF_Msk (0x1U << PWR_CR_CSBF_Pos) /*!< 0x00000008 */
9688 #define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */
9689 #define PWR_CR_PVDE_Pos (4U)
9690 #define PWR_CR_PVDE_Msk (0x1U << PWR_CR_PVDE_Pos) /*!< 0x00000010 */
9691 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage Detector Enable */
9692
9693 #define PWR_CR_PLS_Pos (5U)
9694 #define PWR_CR_PLS_Msk (0x7U << PWR_CR_PLS_Pos) /*!< 0x000000E0 */
9695 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (PVD Level Selection) */
9696 #define PWR_CR_PLS_0 (0x1U << PWR_CR_PLS_Pos) /*!< 0x00000020 */
9697 #define PWR_CR_PLS_1 (0x2U << PWR_CR_PLS_Pos) /*!< 0x00000040 */
9698 #define PWR_CR_PLS_2 (0x4U << PWR_CR_PLS_Pos) /*!< 0x00000080 */
9699
9700 /*!< PVD level configuration */
9701 #define PWR_CR_PLS_LEV0 0x00000000U /*!< PVD level 0 */
9702 #define PWR_CR_PLS_LEV1 0x00000020U /*!< PVD level 1 */
9703 #define PWR_CR_PLS_LEV2 0x00000040U /*!< PVD level 2 */
9704 #define PWR_CR_PLS_LEV3 0x00000060U /*!< PVD level 3 */
9705 #define PWR_CR_PLS_LEV4 0x00000080U /*!< PVD level 4 */
9706 #define PWR_CR_PLS_LEV5 0x000000A0U /*!< PVD level 5 */
9707 #define PWR_CR_PLS_LEV6 0x000000C0U /*!< PVD level 6 */
9708 #define PWR_CR_PLS_LEV7 0x000000E0U /*!< PVD level 7 */
9709 #define PWR_CR_DBP_Pos (8U)
9710 #define PWR_CR_DBP_Msk (0x1U << PWR_CR_DBP_Pos) /*!< 0x00000100 */
9711 #define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */
9712 #define PWR_CR_FPDS_Pos (9U)
9713 #define PWR_CR_FPDS_Msk (0x1U << PWR_CR_FPDS_Pos) /*!< 0x00000200 */
9714 #define PWR_CR_FPDS PWR_CR_FPDS_Msk /*!< Flash power down in Stop mode */
9715 #define PWR_CR_LPLVDS_Pos (10U)
9716 #define PWR_CR_LPLVDS_Msk (0x1U << PWR_CR_LPLVDS_Pos) /*!< 0x00000400 */
9717 #define PWR_CR_LPLVDS PWR_CR_LPLVDS_Msk /*!< Low-Power Regulator Low Voltage Scaling in Stop mode */
9718 #define PWR_CR_MRLVDS_Pos (11U)
9719 #define PWR_CR_MRLVDS_Msk (0x1U << PWR_CR_MRLVDS_Pos) /*!< 0x00000800 */
9720 #define PWR_CR_MRLVDS PWR_CR_MRLVDS_Msk /*!< Main regulator Low Voltage Scaling in Stop mode */
9721 #define PWR_CR_ADCDC1_Pos (13U)
9722 #define PWR_CR_ADCDC1_Msk (0x1U << PWR_CR_ADCDC1_Pos) /*!< 0x00002000 */
9723 #define PWR_CR_ADCDC1 PWR_CR_ADCDC1_Msk /*!< Refer to AN4073 on how to use this bit */
9724 #define PWR_CR_VOS_Pos (14U)
9725 #define PWR_CR_VOS_Msk (0x3U << PWR_CR_VOS_Pos) /*!< 0x0000C000 */
9726 #define PWR_CR_VOS PWR_CR_VOS_Msk /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */
9727 #define PWR_CR_VOS_0 0x00004000U /*!< Bit 0 */
9728 #define PWR_CR_VOS_1 0x00008000U /*!< Bit 1 */
9729 #define PWR_CR_ODEN_Pos (16U)
9730 #define PWR_CR_ODEN_Msk (0x1U << PWR_CR_ODEN_Pos) /*!< 0x00010000 */
9731 #define PWR_CR_ODEN PWR_CR_ODEN_Msk /*!< Over Drive enable */
9732 #define PWR_CR_ODSWEN_Pos (17U)
9733 #define PWR_CR_ODSWEN_Msk (0x1U << PWR_CR_ODSWEN_Pos) /*!< 0x00020000 */
9734 #define PWR_CR_ODSWEN PWR_CR_ODSWEN_Msk /*!< Over Drive switch enabled */
9735 #define PWR_CR_UDEN_Pos (18U)
9736 #define PWR_CR_UDEN_Msk (0x3U << PWR_CR_UDEN_Pos) /*!< 0x000C0000 */
9737 #define PWR_CR_UDEN PWR_CR_UDEN_Msk /*!< Under Drive enable in stop mode */
9738 #define PWR_CR_UDEN_0 (0x1U << PWR_CR_UDEN_Pos) /*!< 0x00040000 */
9739 #define PWR_CR_UDEN_1 (0x2U << PWR_CR_UDEN_Pos) /*!< 0x00080000 */
9740 #define PWR_CR_FMSSR_Pos (20U)
9741 #define PWR_CR_FMSSR_Msk (0x1U << PWR_CR_FMSSR_Pos) /*!< 0x00100000 */
9742 #define PWR_CR_FMSSR PWR_CR_FMSSR_Msk /*!< Flash Memory Sleep System Run */
9743 #define PWR_CR_FISSR_Pos (21U)
9744 #define PWR_CR_FISSR_Msk (0x1U << PWR_CR_FISSR_Pos) /*!< 0x00200000 */
9745 #define PWR_CR_FISSR PWR_CR_FISSR_Msk /*!< Flash Interface Stop while System Run */
9746
9747 /* Legacy define */
9748 #define PWR_CR_PMODE PWR_CR_VOS
9749 #define PWR_CR_LPUDS PWR_CR_LPLVDS /*!< Low-Power Regulator in deepsleep under-drive mode */
9750 #define PWR_CR_MRUDS PWR_CR_MRLVDS /*!< Main regulator in deepsleep under-drive mode */
9751
9752 /******************* Bit definition for PWR_CSR register ********************/
9753 #define PWR_CSR_WUF_Pos (0U)
9754 #define PWR_CSR_WUF_Msk (0x1U << PWR_CSR_WUF_Pos) /*!< 0x00000001 */
9755 #define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */
9756 #define PWR_CSR_SBF_Pos (1U)
9757 #define PWR_CSR_SBF_Msk (0x1U << PWR_CSR_SBF_Pos) /*!< 0x00000002 */
9758 #define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */
9759 #define PWR_CSR_PVDO_Pos (2U)
9760 #define PWR_CSR_PVDO_Msk (0x1U << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */
9761 #define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */
9762 #define PWR_CSR_BRR_Pos (3U)
9763 #define PWR_CSR_BRR_Msk (0x1U << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
9764 #define PWR_CSR_BRR PWR_CSR_BRR_Msk /*!< Backup regulator ready */
9765 #define PWR_CSR_EWUP2_Pos (7U)
9766 #define PWR_CSR_EWUP2_Msk (0x1U << PWR_CSR_EWUP2_Pos) /*!< 0x00000080 */
9767 #define PWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk /*!< Enable WKUP pin 2 */
9768 #define PWR_CSR_EWUP1_Pos (8U)
9769 #define PWR_CSR_EWUP1_Msk (0x1U << PWR_CSR_EWUP1_Pos) /*!< 0x00000100 */
9770 #define PWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk /*!< Enable WKUP pin 1 */
9771 #define PWR_CSR_BRE_Pos (9U)
9772 #define PWR_CSR_BRE_Msk (0x1U << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
9773 #define PWR_CSR_BRE PWR_CSR_BRE_Msk /*!< Backup regulator enable */
9774 #define PWR_CSR_VOSRDY_Pos (14U)
9775 #define PWR_CSR_VOSRDY_Msk (0x1U << PWR_CSR_VOSRDY_Pos) /*!< 0x00004000 */
9776 #define PWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk /*!< Regulator voltage scaling output selection ready */
9777 #define PWR_CSR_ODRDY_Pos (16U)
9778 #define PWR_CSR_ODRDY_Msk (0x1U << PWR_CSR_ODRDY_Pos) /*!< 0x00010000 */
9779 #define PWR_CSR_ODRDY PWR_CSR_ODRDY_Msk /*!< Over Drive generator ready */
9780 #define PWR_CSR_ODSWRDY_Pos (17U)
9781 #define PWR_CSR_ODSWRDY_Msk (0x1U << PWR_CSR_ODSWRDY_Pos) /*!< 0x00020000 */
9782 #define PWR_CSR_ODSWRDY PWR_CSR_ODSWRDY_Msk /*!< Over Drive Switch ready */
9783 #define PWR_CSR_UDRDY_Pos (18U)
9784 #define PWR_CSR_UDRDY_Msk (0x3U << PWR_CSR_UDRDY_Pos) /*!< 0x000C0000 */
9785 #define PWR_CSR_UDRDY PWR_CSR_UDRDY_Msk /*!< Under Drive ready */
9786 /* Legacy define */
9787 #define PWR_CSR_UDSWRDY PWR_CSR_UDRDY
9788
9789 /* Legacy define */
9790 #define PWR_CSR_REGRDY PWR_CSR_VOSRDY
9791
9792 /******************************************************************************/
9793 /* */
9794 /* QUADSPI */
9795 /* */
9796 /******************************************************************************/
9797 /***************** Bit definition for QUADSPI_CR register *******************/
9798 #define QUADSPI_CR_EN_Pos (0U)
9799 #define QUADSPI_CR_EN_Msk (0x1U << QUADSPI_CR_EN_Pos) /*!< 0x00000001 */
9800 #define QUADSPI_CR_EN QUADSPI_CR_EN_Msk /*!< Enable */
9801 #define QUADSPI_CR_ABORT_Pos (1U)
9802 #define QUADSPI_CR_ABORT_Msk (0x1U << QUADSPI_CR_ABORT_Pos) /*!< 0x00000002 */
9803 #define QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk /*!< Abort request */
9804 #define QUADSPI_CR_DMAEN_Pos (2U)
9805 #define QUADSPI_CR_DMAEN_Msk (0x1U << QUADSPI_CR_DMAEN_Pos) /*!< 0x00000004 */
9806 #define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk /*!< DMA Enable */
9807 #define QUADSPI_CR_TCEN_Pos (3U)
9808 #define QUADSPI_CR_TCEN_Msk (0x1U << QUADSPI_CR_TCEN_Pos) /*!< 0x00000008 */
9809 #define QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk /*!< Timeout Counter Enable */
9810 #define QUADSPI_CR_SSHIFT_Pos (4U)
9811 #define QUADSPI_CR_SSHIFT_Msk (0x1U << QUADSPI_CR_SSHIFT_Pos) /*!< 0x00000010 */
9812 #define QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk /*!< SSHIFT Sample Shift */
9813 #define QUADSPI_CR_DFM_Pos (6U)
9814 #define QUADSPI_CR_DFM_Msk (0x1U << QUADSPI_CR_DFM_Pos) /*!< 0x00000040 */
9815 #define QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk /*!< Dual Flash Mode */
9816 #define QUADSPI_CR_FSEL_Pos (7U)
9817 #define QUADSPI_CR_FSEL_Msk (0x1U << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
9818 #define QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk /*!< Flash Select */
9819 #define QUADSPI_CR_FTHRES_Pos (8U)
9820 #define QUADSPI_CR_FTHRES_Msk (0x1FU << QUADSPI_CR_FTHRES_Pos) /*!< 0x00001F00 */
9821 #define QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk /*!< FTHRES[3:0] FIFO Level */
9822 #define QUADSPI_CR_FTHRES_0 (0x01U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000100 */
9823 #define QUADSPI_CR_FTHRES_1 (0x02U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000200 */
9824 #define QUADSPI_CR_FTHRES_2 (0x04U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000400 */
9825 #define QUADSPI_CR_FTHRES_3 (0x08U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000800 */
9826 #define QUADSPI_CR_FTHRES_4 (0x10U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00001000 */
9827 #define QUADSPI_CR_TEIE_Pos (16U)
9828 #define QUADSPI_CR_TEIE_Msk (0x1U << QUADSPI_CR_TEIE_Pos) /*!< 0x00010000 */
9829 #define QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk /*!< Transfer Error Interrupt Enable */
9830 #define QUADSPI_CR_TCIE_Pos (17U)
9831 #define QUADSPI_CR_TCIE_Msk (0x1U << QUADSPI_CR_TCIE_Pos) /*!< 0x00020000 */
9832 #define QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk /*!< Transfer Complete Interrupt Enable */
9833 #define QUADSPI_CR_FTIE_Pos (18U)
9834 #define QUADSPI_CR_FTIE_Msk (0x1U << QUADSPI_CR_FTIE_Pos) /*!< 0x00040000 */
9835 #define QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk /*!< FIFO Threshold Interrupt Enable */
9836 #define QUADSPI_CR_SMIE_Pos (19U)
9837 #define QUADSPI_CR_SMIE_Msk (0x1U << QUADSPI_CR_SMIE_Pos) /*!< 0x00080000 */
9838 #define QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk /*!< Status Match Interrupt Enable */
9839 #define QUADSPI_CR_TOIE_Pos (20U)
9840 #define QUADSPI_CR_TOIE_Msk (0x1U << QUADSPI_CR_TOIE_Pos) /*!< 0x00100000 */
9841 #define QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk /*!< TimeOut Interrupt Enable */
9842 #define QUADSPI_CR_APMS_Pos (22U)
9843 #define QUADSPI_CR_APMS_Msk (0x1U << QUADSPI_CR_APMS_Pos) /*!< 0x00400000 */
9844 #define QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk /*!< Bit 1 */
9845 #define QUADSPI_CR_PMM_Pos (23U)
9846 #define QUADSPI_CR_PMM_Msk (0x1U << QUADSPI_CR_PMM_Pos) /*!< 0x00800000 */
9847 #define QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk /*!< Polling Match Mode */
9848 #define QUADSPI_CR_PRESCALER_Pos (24U)
9849 #define QUADSPI_CR_PRESCALER_Msk (0xFFU << QUADSPI_CR_PRESCALER_Pos) /*!< 0xFF000000 */
9850 #define QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk /*!< PRESCALER[7:0] Clock prescaler */
9851 #define QUADSPI_CR_PRESCALER_0 (0x01U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x01000000 */
9852 #define QUADSPI_CR_PRESCALER_1 (0x02U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x02000000 */
9853 #define QUADSPI_CR_PRESCALER_2 (0x04U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x04000000 */
9854 #define QUADSPI_CR_PRESCALER_3 (0x08U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x08000000 */
9855 #define QUADSPI_CR_PRESCALER_4 (0x10U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x10000000 */
9856 #define QUADSPI_CR_PRESCALER_5 (0x20U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x20000000 */
9857 #define QUADSPI_CR_PRESCALER_6 (0x40U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x40000000 */
9858 #define QUADSPI_CR_PRESCALER_7 (0x80U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x80000000 */
9859
9860 /***************** Bit definition for QUADSPI_DCR register ******************/
9861 #define QUADSPI_DCR_CKMODE_Pos (0U)
9862 #define QUADSPI_DCR_CKMODE_Msk (0x1U << QUADSPI_DCR_CKMODE_Pos) /*!< 0x00000001 */
9863 #define QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk /*!< Mode 0 / Mode 3 */
9864 #define QUADSPI_DCR_CSHT_Pos (8U)
9865 #define QUADSPI_DCR_CSHT_Msk (0x7U << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000700 */
9866 #define QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk /*!< CSHT[2:0]: ChipSelect High Time */
9867 #define QUADSPI_DCR_CSHT_0 (0x1U << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000100 */
9868 #define QUADSPI_DCR_CSHT_1 (0x2U << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000200 */
9869 #define QUADSPI_DCR_CSHT_2 (0x4U << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000400 */
9870 #define QUADSPI_DCR_FSIZE_Pos (16U)
9871 #define QUADSPI_DCR_FSIZE_Msk (0x1FU << QUADSPI_DCR_FSIZE_Pos) /*!< 0x001F0000 */
9872 #define QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk /*!< FSIZE[4:0]: Flash Size */
9873 #define QUADSPI_DCR_FSIZE_0 (0x01U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00010000 */
9874 #define QUADSPI_DCR_FSIZE_1 (0x02U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00020000 */
9875 #define QUADSPI_DCR_FSIZE_2 (0x04U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00040000 */
9876 #define QUADSPI_DCR_FSIZE_3 (0x08U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00080000 */
9877 #define QUADSPI_DCR_FSIZE_4 (0x10U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00100000 */
9878
9879 /****************** Bit definition for QUADSPI_SR register *******************/
9880 #define QUADSPI_SR_TEF_Pos (0U)
9881 #define QUADSPI_SR_TEF_Msk (0x1U << QUADSPI_SR_TEF_Pos) /*!< 0x00000001 */
9882 #define QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk /*!< Transfer Error Flag */
9883 #define QUADSPI_SR_TCF_Pos (1U)
9884 #define QUADSPI_SR_TCF_Msk (0x1U << QUADSPI_SR_TCF_Pos) /*!< 0x00000002 */
9885 #define QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk /*!< Transfer Complete Flag */
9886 #define QUADSPI_SR_FTF_Pos (2U)
9887 #define QUADSPI_SR_FTF_Msk (0x1U << QUADSPI_SR_FTF_Pos) /*!< 0x00000004 */
9888 #define QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk /*!< FIFO Threshlod Flag */
9889 #define QUADSPI_SR_SMF_Pos (3U)
9890 #define QUADSPI_SR_SMF_Msk (0x1U << QUADSPI_SR_SMF_Pos) /*!< 0x00000008 */
9891 #define QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk /*!< Status Match Flag */
9892 #define QUADSPI_SR_TOF_Pos (4U)
9893 #define QUADSPI_SR_TOF_Msk (0x1U << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
9894 #define QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk /*!< Timeout Flag */
9895 #define QUADSPI_SR_BUSY_Pos (5U)
9896 #define QUADSPI_SR_BUSY_Msk (0x1U << QUADSPI_SR_BUSY_Pos) /*!< 0x00000020 */
9897 #define QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk /*!< Busy */
9898 #define QUADSPI_SR_FLEVEL_Pos (8U)
9899 #define QUADSPI_SR_FLEVEL_Msk (0x3FU << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00003F00 */
9900 #define QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk /*!< FIFO Threshlod Flag */
9901 #define QUADSPI_SR_FLEVEL_0 (0x01U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000100 */
9902 #define QUADSPI_SR_FLEVEL_1 (0x02U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000200 */
9903 #define QUADSPI_SR_FLEVEL_2 (0x04U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000400 */
9904 #define QUADSPI_SR_FLEVEL_3 (0x08U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000800 */
9905 #define QUADSPI_SR_FLEVEL_4 (0x10U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00001000 */
9906 #define QUADSPI_SR_FLEVEL_5 (0x20U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00002000 */
9907
9908 /****************** Bit definition for QUADSPI_FCR register ******************/
9909 #define QUADSPI_FCR_CTEF_Pos (0U)
9910 #define QUADSPI_FCR_CTEF_Msk (0x1U << QUADSPI_FCR_CTEF_Pos) /*!< 0x00000001 */
9911 #define QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk /*!< Clear Transfer Error Flag */
9912 #define QUADSPI_FCR_CTCF_Pos (1U)
9913 #define QUADSPI_FCR_CTCF_Msk (0x1U << QUADSPI_FCR_CTCF_Pos) /*!< 0x00000002 */
9914 #define QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk /*!< Clear Transfer Complete Flag */
9915 #define QUADSPI_FCR_CSMF_Pos (3U)
9916 #define QUADSPI_FCR_CSMF_Msk (0x1U << QUADSPI_FCR_CSMF_Pos) /*!< 0x00000008 */
9917 #define QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk /*!< Clear Status Match Flag */
9918 #define QUADSPI_FCR_CTOF_Pos (4U)
9919 #define QUADSPI_FCR_CTOF_Msk (0x1U << QUADSPI_FCR_CTOF_Pos) /*!< 0x00000010 */
9920 #define QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk /*!< Clear Timeout Flag */
9921
9922 /****************** Bit definition for QUADSPI_DLR register ******************/
9923 #define QUADSPI_DLR_DL_Pos (0U)
9924 #define QUADSPI_DLR_DL_Msk (0xFFFFFFFFU << QUADSPI_DLR_DL_Pos) /*!< 0xFFFFFFFF */
9925 #define QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk /*!< DL[31:0]: Data Length */
9926
9927 /****************** Bit definition for QUADSPI_CCR register ******************/
9928 #define QUADSPI_CCR_INSTRUCTION_Pos (0U)
9929 #define QUADSPI_CCR_INSTRUCTION_Msk (0xFFU << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x000000FF */
9930 #define QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk /*!< INSTRUCTION[7:0]: Instruction */
9931 #define QUADSPI_CCR_INSTRUCTION_0 (0x01U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000001 */
9932 #define QUADSPI_CCR_INSTRUCTION_1 (0x02U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000002 */
9933 #define QUADSPI_CCR_INSTRUCTION_2 (0x04U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000004 */
9934 #define QUADSPI_CCR_INSTRUCTION_3 (0x08U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000008 */
9935 #define QUADSPI_CCR_INSTRUCTION_4 (0x10U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000010 */
9936 #define QUADSPI_CCR_INSTRUCTION_5 (0x20U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000020 */
9937 #define QUADSPI_CCR_INSTRUCTION_6 (0x40U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000040 */
9938 #define QUADSPI_CCR_INSTRUCTION_7 (0x80U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000080 */
9939 #define QUADSPI_CCR_IMODE_Pos (8U)
9940 #define QUADSPI_CCR_IMODE_Msk (0x3U << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000300 */
9941 #define QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk /*!< IMODE[1:0]: Instruction Mode */
9942 #define QUADSPI_CCR_IMODE_0 (0x1U << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000100 */
9943 #define QUADSPI_CCR_IMODE_1 (0x2U << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000200 */
9944 #define QUADSPI_CCR_ADMODE_Pos (10U)
9945 #define QUADSPI_CCR_ADMODE_Msk (0x3U << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000C00 */
9946 #define QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk /*!< ADMODE[1:0]: Address Mode */
9947 #define QUADSPI_CCR_ADMODE_0 (0x1U << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000400 */
9948 #define QUADSPI_CCR_ADMODE_1 (0x2U << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000800 */
9949 #define QUADSPI_CCR_ADSIZE_Pos (12U)
9950 #define QUADSPI_CCR_ADSIZE_Msk (0x3U << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00003000 */
9951 #define QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk /*!< ADSIZE[1:0]: Address Size */
9952 #define QUADSPI_CCR_ADSIZE_0 (0x1U << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00001000 */
9953 #define QUADSPI_CCR_ADSIZE_1 (0x2U << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00002000 */
9954 #define QUADSPI_CCR_ABMODE_Pos (14U)
9955 #define QUADSPI_CCR_ABMODE_Msk (0x3U << QUADSPI_CCR_ABMODE_Pos) /*!< 0x0000C000 */
9956 #define QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk /*!< ABMODE[1:0]: Alternate Bytes Mode */
9957 #define QUADSPI_CCR_ABMODE_0 (0x1U << QUADSPI_CCR_ABMODE_Pos) /*!< 0x00004000 */
9958 #define QUADSPI_CCR_ABMODE_1 (0x2U << QUADSPI_CCR_ABMODE_Pos) /*!< 0x00008000 */
9959 #define QUADSPI_CCR_ABSIZE_Pos (16U)
9960 #define QUADSPI_CCR_ABSIZE_Msk (0x3U << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00030000 */
9961 #define QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk /*!< ABSIZE[1:0]: Instruction Mode */
9962 #define QUADSPI_CCR_ABSIZE_0 (0x1U << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00010000 */
9963 #define QUADSPI_CCR_ABSIZE_1 (0x2U << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00020000 */
9964 #define QUADSPI_CCR_DCYC_Pos (18U)
9965 #define QUADSPI_CCR_DCYC_Msk (0x1FU << QUADSPI_CCR_DCYC_Pos) /*!< 0x007C0000 */
9966 #define QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk /*!< DCYC[4:0]: Dummy Cycles */
9967 #define QUADSPI_CCR_DCYC_0 (0x01U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00040000 */
9968 #define QUADSPI_CCR_DCYC_1 (0x02U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00080000 */
9969 #define QUADSPI_CCR_DCYC_2 (0x04U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00100000 */
9970 #define QUADSPI_CCR_DCYC_3 (0x08U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00200000 */
9971 #define QUADSPI_CCR_DCYC_4 (0x10U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00400000 */
9972 #define QUADSPI_CCR_DMODE_Pos (24U)
9973 #define QUADSPI_CCR_DMODE_Msk (0x3U << QUADSPI_CCR_DMODE_Pos) /*!< 0x03000000 */
9974 #define QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk /*!< DMODE[1:0]: Data Mode */
9975 #define QUADSPI_CCR_DMODE_0 (0x1U << QUADSPI_CCR_DMODE_Pos) /*!< 0x01000000 */
9976 #define QUADSPI_CCR_DMODE_1 (0x2U << QUADSPI_CCR_DMODE_Pos) /*!< 0x02000000 */
9977 #define QUADSPI_CCR_FMODE_Pos (26U)
9978 #define QUADSPI_CCR_FMODE_Msk (0x3U << QUADSPI_CCR_FMODE_Pos) /*!< 0x0C000000 */
9979 #define QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk /*!< FMODE[1:0]: Functional Mode */
9980 #define QUADSPI_CCR_FMODE_0 (0x1U << QUADSPI_CCR_FMODE_Pos) /*!< 0x04000000 */
9981 #define QUADSPI_CCR_FMODE_1 (0x2U << QUADSPI_CCR_FMODE_Pos) /*!< 0x08000000 */
9982 #define QUADSPI_CCR_SIOO_Pos (28U)
9983 #define QUADSPI_CCR_SIOO_Msk (0x1U << QUADSPI_CCR_SIOO_Pos) /*!< 0x10000000 */
9984 #define QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk /*!< SIOO: Send Instruction Only Once Mode */
9985 #define QUADSPI_CCR_DHHC_Pos (30U)
9986 #define QUADSPI_CCR_DHHC_Msk (0x1U << QUADSPI_CCR_DHHC_Pos) /*!< 0x40000000 */
9987 #define QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk /*!< DHHC: Delay Half Hclk Cycle */
9988 #define QUADSPI_CCR_DDRM_Pos (31U)
9989 #define QUADSPI_CCR_DDRM_Msk (0x1U << QUADSPI_CCR_DDRM_Pos) /*!< 0x80000000 */
9990 #define QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk /*!< DDRM: Double Data Rate Mode */
9991 /****************** Bit definition for QUADSPI_AR register *******************/
9992 #define QUADSPI_AR_ADDRESS_Pos (0U)
9993 #define QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFU << QUADSPI_AR_ADDRESS_Pos) /*!< 0xFFFFFFFF */
9994 #define QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk /*!< ADDRESS[31:0]: Address */
9995
9996 /****************** Bit definition for QUADSPI_ABR register ******************/
9997 #define QUADSPI_ABR_ALTERNATE_Pos (0U)
9998 #define QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFU << QUADSPI_ABR_ALTERNATE_Pos) /*!< 0xFFFFFFFF */
9999 #define QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk /*!< ALTERNATE[31:0]: Alternate Bytes */
10000
10001 /****************** Bit definition for QUADSPI_DR register *******************/
10002 #define QUADSPI_DR_DATA_Pos (0U)
10003 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFU << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
10004 #define QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk /*!< DATA[31:0]: Data */
10005
10006 /****************** Bit definition for QUADSPI_PSMKR register ****************/
10007 #define QUADSPI_PSMKR_MASK_Pos (0U)
10008 #define QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFU << QUADSPI_PSMKR_MASK_Pos) /*!< 0xFFFFFFFF */
10009 #define QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk /*!< MASK[31:0]: Status Mask */
10010
10011 /****************** Bit definition for QUADSPI_PSMAR register ****************/
10012 #define QUADSPI_PSMAR_MATCH_Pos (0U)
10013 #define QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFU << QUADSPI_PSMAR_MATCH_Pos) /*!< 0xFFFFFFFF */
10014 #define QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk /*!< MATCH[31:0]: Status Match */
10015
10016 /****************** Bit definition for QUADSPI_PIR register *****************/
10017 #define QUADSPI_PIR_INTERVAL_Pos (0U)
10018 #define QUADSPI_PIR_INTERVAL_Msk (0xFFFFU << QUADSPI_PIR_INTERVAL_Pos) /*!< 0x0000FFFF */
10019 #define QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk /*!< INTERVAL[15:0]: Polling Interval */
10020
10021 /****************** Bit definition for QUADSPI_LPTR register *****************/
10022 #define QUADSPI_LPTR_TIMEOUT_Pos (0U)
10023 #define QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFU << QUADSPI_LPTR_TIMEOUT_Pos) /*!< 0x0000FFFF */
10024 #define QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk /*!< TIMEOUT[15:0]: Timeout period */
10025
10026 /******************************************************************************/
10027 /* */
10028 /* Reset and Clock Control */
10029 /* */
10030 /******************************************************************************/
10031 /******************** Bit definition for RCC_CR register ********************/
10032 #define RCC_CR_HSION_Pos (0U)
10033 #define RCC_CR_HSION_Msk (0x1U << RCC_CR_HSION_Pos) /*!< 0x00000001 */
10034 #define RCC_CR_HSION RCC_CR_HSION_Msk
10035 #define RCC_CR_HSIRDY_Pos (1U)
10036 #define RCC_CR_HSIRDY_Msk (0x1U << RCC_CR_HSIRDY_Pos) /*!< 0x00000002 */
10037 #define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk
10038
10039 #define RCC_CR_HSITRIM_Pos (3U)
10040 #define RCC_CR_HSITRIM_Msk (0x1FU << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
10041 #define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk
10042 #define RCC_CR_HSITRIM_0 (0x01U << RCC_CR_HSITRIM_Pos) /*!< 0x00000008 */
10043 #define RCC_CR_HSITRIM_1 (0x02U << RCC_CR_HSITRIM_Pos) /*!< 0x00000010 */
10044 #define RCC_CR_HSITRIM_2 (0x04U << RCC_CR_HSITRIM_Pos) /*!< 0x00000020 */
10045 #define RCC_CR_HSITRIM_3 (0x08U << RCC_CR_HSITRIM_Pos) /*!< 0x00000040 */
10046 #define RCC_CR_HSITRIM_4 (0x10U << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
10047
10048 #define RCC_CR_HSICAL_Pos (8U)
10049 #define RCC_CR_HSICAL_Msk (0xFFU << RCC_CR_HSICAL_Pos) /*!< 0x0000FF00 */
10050 #define RCC_CR_HSICAL RCC_CR_HSICAL_Msk
10051 #define RCC_CR_HSICAL_0 (0x01U << RCC_CR_HSICAL_Pos) /*!< 0x00000100 */
10052 #define RCC_CR_HSICAL_1 (0x02U << RCC_CR_HSICAL_Pos) /*!< 0x00000200 */
10053 #define RCC_CR_HSICAL_2 (0x04U << RCC_CR_HSICAL_Pos) /*!< 0x00000400 */
10054 #define RCC_CR_HSICAL_3 (0x08U << RCC_CR_HSICAL_Pos) /*!< 0x00000800 */
10055 #define RCC_CR_HSICAL_4 (0x10U << RCC_CR_HSICAL_Pos) /*!< 0x00001000 */
10056 #define RCC_CR_HSICAL_5 (0x20U << RCC_CR_HSICAL_Pos) /*!< 0x00002000 */
10057 #define RCC_CR_HSICAL_6 (0x40U << RCC_CR_HSICAL_Pos) /*!< 0x00004000 */
10058 #define RCC_CR_HSICAL_7 (0x80U << RCC_CR_HSICAL_Pos) /*!< 0x00008000 */
10059
10060 #define RCC_CR_HSEON_Pos (16U)
10061 #define RCC_CR_HSEON_Msk (0x1U << RCC_CR_HSEON_Pos) /*!< 0x00010000 */
10062 #define RCC_CR_HSEON RCC_CR_HSEON_Msk
10063 #define RCC_CR_HSERDY_Pos (17U)
10064 #define RCC_CR_HSERDY_Msk (0x1U << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */
10065 #define RCC_CR_HSERDY RCC_CR_HSERDY_Msk
10066 #define RCC_CR_HSEBYP_Pos (18U)
10067 #define RCC_CR_HSEBYP_Msk (0x1U << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */
10068 #define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk
10069 #define RCC_CR_CSSON_Pos (19U)
10070 #define RCC_CR_CSSON_Msk (0x1U << RCC_CR_CSSON_Pos) /*!< 0x00080000 */
10071 #define RCC_CR_CSSON RCC_CR_CSSON_Msk
10072 #define RCC_CR_PLLON_Pos (24U)
10073 #define RCC_CR_PLLON_Msk (0x1U << RCC_CR_PLLON_Pos) /*!< 0x01000000 */
10074 #define RCC_CR_PLLON RCC_CR_PLLON_Msk
10075 #define RCC_CR_PLLRDY_Pos (25U)
10076 #define RCC_CR_PLLRDY_Msk (0x1U << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */
10077 #define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk
10078 /*
10079 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
10080 */
10081 #define RCC_PLLI2S_SUPPORT /*!< Support PLLI2S oscillator */
10082
10083 #define RCC_CR_PLLI2SON_Pos (26U)
10084 #define RCC_CR_PLLI2SON_Msk (0x1U << RCC_CR_PLLI2SON_Pos) /*!< 0x04000000 */
10085 #define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk
10086 #define RCC_CR_PLLI2SRDY_Pos (27U)
10087 #define RCC_CR_PLLI2SRDY_Msk (0x1U << RCC_CR_PLLI2SRDY_Pos) /*!< 0x08000000 */
10088 #define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk
10089 /*
10090 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
10091 */
10092 #define RCC_PLLSAI_SUPPORT /*!< Support PLLSAI oscillator */
10093
10094 #define RCC_CR_PLLSAION_Pos (28U)
10095 #define RCC_CR_PLLSAION_Msk (0x1U << RCC_CR_PLLSAION_Pos) /*!< 0x10000000 */
10096 #define RCC_CR_PLLSAION RCC_CR_PLLSAION_Msk
10097 #define RCC_CR_PLLSAIRDY_Pos (29U)
10098 #define RCC_CR_PLLSAIRDY_Msk (0x1U << RCC_CR_PLLSAIRDY_Pos) /*!< 0x20000000 */
10099 #define RCC_CR_PLLSAIRDY RCC_CR_PLLSAIRDY_Msk
10100
10101 /******************** Bit definition for RCC_PLLCFGR register ***************/
10102 #define RCC_PLLCFGR_PLLM_Pos (0U)
10103 #define RCC_PLLCFGR_PLLM_Msk (0x3FU << RCC_PLLCFGR_PLLM_Pos) /*!< 0x0000003F */
10104 #define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk
10105 #define RCC_PLLCFGR_PLLM_0 (0x01U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000001 */
10106 #define RCC_PLLCFGR_PLLM_1 (0x02U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000002 */
10107 #define RCC_PLLCFGR_PLLM_2 (0x04U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000004 */
10108 #define RCC_PLLCFGR_PLLM_3 (0x08U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000008 */
10109 #define RCC_PLLCFGR_PLLM_4 (0x10U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000010 */
10110 #define RCC_PLLCFGR_PLLM_5 (0x20U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000020 */
10111
10112 #define RCC_PLLCFGR_PLLN_Pos (6U)
10113 #define RCC_PLLCFGR_PLLN_Msk (0x1FFU << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00007FC0 */
10114 #define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk
10115 #define RCC_PLLCFGR_PLLN_0 (0x001U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000040 */
10116 #define RCC_PLLCFGR_PLLN_1 (0x002U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000080 */
10117 #define RCC_PLLCFGR_PLLN_2 (0x004U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000100 */
10118 #define RCC_PLLCFGR_PLLN_3 (0x008U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000200 */
10119 #define RCC_PLLCFGR_PLLN_4 (0x010U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000400 */
10120 #define RCC_PLLCFGR_PLLN_5 (0x020U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000800 */
10121 #define RCC_PLLCFGR_PLLN_6 (0x040U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00001000 */
10122 #define RCC_PLLCFGR_PLLN_7 (0x080U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00002000 */
10123 #define RCC_PLLCFGR_PLLN_8 (0x100U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00004000 */
10124
10125 #define RCC_PLLCFGR_PLLP_Pos (16U)
10126 #define RCC_PLLCFGR_PLLP_Msk (0x3U << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
10127 #define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk
10128 #define RCC_PLLCFGR_PLLP_0 (0x1U << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
10129 #define RCC_PLLCFGR_PLLP_1 (0x2U << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00020000 */
10130
10131 #define RCC_PLLCFGR_PLLSRC_Pos (22U)
10132 #define RCC_PLLCFGR_PLLSRC_Msk (0x1U << RCC_PLLCFGR_PLLSRC_Pos) /*!< 0x00400000 */
10133 #define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk
10134 #define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U)
10135 #define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1U << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00400000 */
10136 #define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk
10137 #define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U
10138
10139 #define RCC_PLLCFGR_PLLQ_Pos (24U)
10140 #define RCC_PLLCFGR_PLLQ_Msk (0xFU << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x0F000000 */
10141 #define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk
10142 #define RCC_PLLCFGR_PLLQ_0 (0x1U << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x01000000 */
10143 #define RCC_PLLCFGR_PLLQ_1 (0x2U << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x02000000 */
10144 #define RCC_PLLCFGR_PLLQ_2 (0x4U << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x04000000 */
10145 #define RCC_PLLCFGR_PLLQ_3 (0x8U << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x08000000 */
10146 /*
10147 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
10148 */
10149 #define RCC_PLLR_SYSCLK_SUPPORT /*!< Support PLLR as system clock */
10150 #define RCC_PLLR_I2S_CLKSOURCE_SUPPORT /*!< Support PLLR clock as I2S clock source */
10151
10152 #define RCC_PLLCFGR_PLLR_Pos (28U)
10153 #define RCC_PLLCFGR_PLLR_Msk (0x7U << RCC_PLLCFGR_PLLR_Pos) /*!< 0x70000000 */
10154 #define RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk
10155 #define RCC_PLLCFGR_PLLR_0 (0x1U << RCC_PLLCFGR_PLLR_Pos) /*!< 0x10000000 */
10156 #define RCC_PLLCFGR_PLLR_1 (0x2U << RCC_PLLCFGR_PLLR_Pos) /*!< 0x20000000 */
10157 #define RCC_PLLCFGR_PLLR_2 (0x4U << RCC_PLLCFGR_PLLR_Pos) /*!< 0x40000000 */
10158
10159 /******************** Bit definition for RCC_CFGR register ******************/
10160 /*!< SW configuration */
10161 #define RCC_CFGR_SW_Pos (0U)
10162 #define RCC_CFGR_SW_Msk (0x3U << RCC_CFGR_SW_Pos) /*!< 0x00000003 */
10163 #define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */
10164 #define RCC_CFGR_SW_0 (0x1U << RCC_CFGR_SW_Pos) /*!< 0x00000001 */
10165 #define RCC_CFGR_SW_1 (0x2U << RCC_CFGR_SW_Pos) /*!< 0x00000002 */
10166
10167 #define RCC_CFGR_SW_HSI 0x00000000U /*!< HSI selected as system clock */
10168 #define RCC_CFGR_SW_HSE 0x00000001U /*!< HSE selected as system clock */
10169 #define RCC_CFGR_SW_PLL 0x00000002U /*!< PLL selected as system clock */
10170 #define RCC_CFGR_SW_PLLR 0x00000003U /*!< PLL/PLLR selected as system clock */
10171
10172 /*!< SWS configuration */
10173 #define RCC_CFGR_SWS_Pos (2U)
10174 #define RCC_CFGR_SWS_Msk (0x3U << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */
10175 #define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */
10176 #define RCC_CFGR_SWS_0 (0x1U << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */
10177 #define RCC_CFGR_SWS_1 (0x2U << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */
10178
10179 #define RCC_CFGR_SWS_HSI 0x00000000U /*!< HSI oscillator used as system clock */
10180 #define RCC_CFGR_SWS_HSE 0x00000004U /*!< HSE oscillator used as system clock */
10181 #define RCC_CFGR_SWS_PLL 0x00000008U /*!< PLL used as system clock */
10182 #define RCC_CFGR_SWS_PLLR 0x0000000CU /*!< PLL/PLLR used as system clock */
10183
10184 /*!< HPRE configuration */
10185 #define RCC_CFGR_HPRE_Pos (4U)
10186 #define RCC_CFGR_HPRE_Msk (0xFU << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */
10187 #define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */
10188 #define RCC_CFGR_HPRE_0 (0x1U << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */
10189 #define RCC_CFGR_HPRE_1 (0x2U << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */
10190 #define RCC_CFGR_HPRE_2 (0x4U << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */
10191 #define RCC_CFGR_HPRE_3 (0x8U << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */
10192
10193 #define RCC_CFGR_HPRE_DIV1 0x00000000U /*!< SYSCLK not divided */
10194 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided by 2 */
10195 #define RCC_CFGR_HPRE_DIV4 0x00000090U /*!< SYSCLK divided by 4 */
10196 #define RCC_CFGR_HPRE_DIV8 0x000000A0U /*!< SYSCLK divided by 8 */
10197 #define RCC_CFGR_HPRE_DIV16 0x000000B0U /*!< SYSCLK divided by 16 */
10198 #define RCC_CFGR_HPRE_DIV64 0x000000C0U /*!< SYSCLK divided by 64 */
10199 #define RCC_CFGR_HPRE_DIV128 0x000000D0U /*!< SYSCLK divided by 128 */
10200 #define RCC_CFGR_HPRE_DIV256 0x000000E0U /*!< SYSCLK divided by 256 */
10201 #define RCC_CFGR_HPRE_DIV512 0x000000F0U /*!< SYSCLK divided by 512 */
10202
10203 /*!< PPRE1 configuration */
10204 #define RCC_CFGR_PPRE1_Pos (10U)
10205 #define RCC_CFGR_PPRE1_Msk (0x7U << RCC_CFGR_PPRE1_Pos) /*!< 0x00001C00 */
10206 #define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */
10207 #define RCC_CFGR_PPRE1_0 (0x1U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */
10208 #define RCC_CFGR_PPRE1_1 (0x2U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000800 */
10209 #define RCC_CFGR_PPRE1_2 (0x4U << RCC_CFGR_PPRE1_Pos) /*!< 0x00001000 */
10210
10211 #define RCC_CFGR_PPRE1_DIV1 0x00000000U /*!< HCLK not divided */
10212 #define RCC_CFGR_PPRE1_DIV2 0x00001000U /*!< HCLK divided by 2 */
10213 #define RCC_CFGR_PPRE1_DIV4 0x00001400U /*!< HCLK divided by 4 */
10214 #define RCC_CFGR_PPRE1_DIV8 0x00001800U /*!< HCLK divided by 8 */
10215 #define RCC_CFGR_PPRE1_DIV16 0x00001C00U /*!< HCLK divided by 16 */
10216
10217 /*!< PPRE2 configuration */
10218 #define RCC_CFGR_PPRE2_Pos (13U)
10219 #define RCC_CFGR_PPRE2_Msk (0x7U << RCC_CFGR_PPRE2_Pos) /*!< 0x0000E000 */
10220 #define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */
10221 #define RCC_CFGR_PPRE2_0 (0x1U << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */
10222 #define RCC_CFGR_PPRE2_1 (0x2U << RCC_CFGR_PPRE2_Pos) /*!< 0x00004000 */
10223 #define RCC_CFGR_PPRE2_2 (0x4U << RCC_CFGR_PPRE2_Pos) /*!< 0x00008000 */
10224
10225 #define RCC_CFGR_PPRE2_DIV1 0x00000000U /*!< HCLK not divided */
10226 #define RCC_CFGR_PPRE2_DIV2 0x00008000U /*!< HCLK divided by 2 */
10227 #define RCC_CFGR_PPRE2_DIV4 0x0000A000U /*!< HCLK divided by 4 */
10228 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by 8 */
10229 #define RCC_CFGR_PPRE2_DIV16 0x0000E000U /*!< HCLK divided by 16 */
10230
10231 /*!< RTCPRE configuration */
10232 #define RCC_CFGR_RTCPRE_Pos (16U)
10233 #define RCC_CFGR_RTCPRE_Msk (0x1FU << RCC_CFGR_RTCPRE_Pos) /*!< 0x001F0000 */
10234 #define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk
10235 #define RCC_CFGR_RTCPRE_0 (0x01U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00010000 */
10236 #define RCC_CFGR_RTCPRE_1 (0x02U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00020000 */
10237 #define RCC_CFGR_RTCPRE_2 (0x04U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00040000 */
10238 #define RCC_CFGR_RTCPRE_3 (0x08U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00080000 */
10239 #define RCC_CFGR_RTCPRE_4 (0x10U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00100000 */
10240
10241 /*!< MCO1 configuration */
10242 #define RCC_CFGR_MCO1_Pos (21U)
10243 #define RCC_CFGR_MCO1_Msk (0x3U << RCC_CFGR_MCO1_Pos) /*!< 0x00600000 */
10244 #define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk
10245 #define RCC_CFGR_MCO1_0 (0x1U << RCC_CFGR_MCO1_Pos) /*!< 0x00200000 */
10246 #define RCC_CFGR_MCO1_1 (0x2U << RCC_CFGR_MCO1_Pos) /*!< 0x00400000 */
10247
10248
10249 #define RCC_CFGR_MCO1PRE_Pos (24U)
10250 #define RCC_CFGR_MCO1PRE_Msk (0x7U << RCC_CFGR_MCO1PRE_Pos) /*!< 0x07000000 */
10251 #define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk
10252 #define RCC_CFGR_MCO1PRE_0 (0x1U << RCC_CFGR_MCO1PRE_Pos) /*!< 0x01000000 */
10253 #define RCC_CFGR_MCO1PRE_1 (0x2U << RCC_CFGR_MCO1PRE_Pos) /*!< 0x02000000 */
10254 #define RCC_CFGR_MCO1PRE_2 (0x4U << RCC_CFGR_MCO1PRE_Pos) /*!< 0x04000000 */
10255
10256 #define RCC_CFGR_MCO2PRE_Pos (27U)
10257 #define RCC_CFGR_MCO2PRE_Msk (0x7U << RCC_CFGR_MCO2PRE_Pos) /*!< 0x38000000 */
10258 #define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk
10259 #define RCC_CFGR_MCO2PRE_0 (0x1U << RCC_CFGR_MCO2PRE_Pos) /*!< 0x08000000 */
10260 #define RCC_CFGR_MCO2PRE_1 (0x2U << RCC_CFGR_MCO2PRE_Pos) /*!< 0x10000000 */
10261 #define RCC_CFGR_MCO2PRE_2 (0x4U << RCC_CFGR_MCO2PRE_Pos) /*!< 0x20000000 */
10262
10263 #define RCC_CFGR_MCO2_Pos (30U)
10264 #define RCC_CFGR_MCO2_Msk (0x3U << RCC_CFGR_MCO2_Pos) /*!< 0xC0000000 */
10265 #define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk
10266 #define RCC_CFGR_MCO2_0 (0x1U << RCC_CFGR_MCO2_Pos) /*!< 0x40000000 */
10267 #define RCC_CFGR_MCO2_1 (0x2U << RCC_CFGR_MCO2_Pos) /*!< 0x80000000 */
10268
10269 /******************** Bit definition for RCC_CIR register *******************/
10270 #define RCC_CIR_LSIRDYF_Pos (0U)
10271 #define RCC_CIR_LSIRDYF_Msk (0x1U << RCC_CIR_LSIRDYF_Pos) /*!< 0x00000001 */
10272 #define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk
10273 #define RCC_CIR_LSERDYF_Pos (1U)
10274 #define RCC_CIR_LSERDYF_Msk (0x1U << RCC_CIR_LSERDYF_Pos) /*!< 0x00000002 */
10275 #define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk
10276 #define RCC_CIR_HSIRDYF_Pos (2U)
10277 #define RCC_CIR_HSIRDYF_Msk (0x1U << RCC_CIR_HSIRDYF_Pos) /*!< 0x00000004 */
10278 #define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk
10279 #define RCC_CIR_HSERDYF_Pos (3U)
10280 #define RCC_CIR_HSERDYF_Msk (0x1U << RCC_CIR_HSERDYF_Pos) /*!< 0x00000008 */
10281 #define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk
10282 #define RCC_CIR_PLLRDYF_Pos (4U)
10283 #define RCC_CIR_PLLRDYF_Msk (0x1U << RCC_CIR_PLLRDYF_Pos) /*!< 0x00000010 */
10284 #define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk
10285 #define RCC_CIR_PLLI2SRDYF_Pos (5U)
10286 #define RCC_CIR_PLLI2SRDYF_Msk (0x1U << RCC_CIR_PLLI2SRDYF_Pos) /*!< 0x00000020 */
10287 #define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk
10288
10289 #define RCC_CIR_PLLSAIRDYF_Pos (6U)
10290 #define RCC_CIR_PLLSAIRDYF_Msk (0x1U << RCC_CIR_PLLSAIRDYF_Pos) /*!< 0x00000040 */
10291 #define RCC_CIR_PLLSAIRDYF RCC_CIR_PLLSAIRDYF_Msk
10292 #define RCC_CIR_CSSF_Pos (7U)
10293 #define RCC_CIR_CSSF_Msk (0x1U << RCC_CIR_CSSF_Pos) /*!< 0x00000080 */
10294 #define RCC_CIR_CSSF RCC_CIR_CSSF_Msk
10295 #define RCC_CIR_LSIRDYIE_Pos (8U)
10296 #define RCC_CIR_LSIRDYIE_Msk (0x1U << RCC_CIR_LSIRDYIE_Pos) /*!< 0x00000100 */
10297 #define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk
10298 #define RCC_CIR_LSERDYIE_Pos (9U)
10299 #define RCC_CIR_LSERDYIE_Msk (0x1U << RCC_CIR_LSERDYIE_Pos) /*!< 0x00000200 */
10300 #define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk
10301 #define RCC_CIR_HSIRDYIE_Pos (10U)
10302 #define RCC_CIR_HSIRDYIE_Msk (0x1U << RCC_CIR_HSIRDYIE_Pos) /*!< 0x00000400 */
10303 #define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk
10304 #define RCC_CIR_HSERDYIE_Pos (11U)
10305 #define RCC_CIR_HSERDYIE_Msk (0x1U << RCC_CIR_HSERDYIE_Pos) /*!< 0x00000800 */
10306 #define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk
10307 #define RCC_CIR_PLLRDYIE_Pos (12U)
10308 #define RCC_CIR_PLLRDYIE_Msk (0x1U << RCC_CIR_PLLRDYIE_Pos) /*!< 0x00001000 */
10309 #define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk
10310 #define RCC_CIR_PLLI2SRDYIE_Pos (13U)
10311 #define RCC_CIR_PLLI2SRDYIE_Msk (0x1U << RCC_CIR_PLLI2SRDYIE_Pos) /*!< 0x00002000 */
10312 #define RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk
10313
10314 #define RCC_CIR_PLLSAIRDYIE_Pos (14U)
10315 #define RCC_CIR_PLLSAIRDYIE_Msk (0x1U << RCC_CIR_PLLSAIRDYIE_Pos) /*!< 0x00004000 */
10316 #define RCC_CIR_PLLSAIRDYIE RCC_CIR_PLLSAIRDYIE_Msk
10317 #define RCC_CIR_LSIRDYC_Pos (16U)
10318 #define RCC_CIR_LSIRDYC_Msk (0x1U << RCC_CIR_LSIRDYC_Pos) /*!< 0x00010000 */
10319 #define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk
10320 #define RCC_CIR_LSERDYC_Pos (17U)
10321 #define RCC_CIR_LSERDYC_Msk (0x1U << RCC_CIR_LSERDYC_Pos) /*!< 0x00020000 */
10322 #define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk
10323 #define RCC_CIR_HSIRDYC_Pos (18U)
10324 #define RCC_CIR_HSIRDYC_Msk (0x1U << RCC_CIR_HSIRDYC_Pos) /*!< 0x00040000 */
10325 #define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk
10326 #define RCC_CIR_HSERDYC_Pos (19U)
10327 #define RCC_CIR_HSERDYC_Msk (0x1U << RCC_CIR_HSERDYC_Pos) /*!< 0x00080000 */
10328 #define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk
10329 #define RCC_CIR_PLLRDYC_Pos (20U)
10330 #define RCC_CIR_PLLRDYC_Msk (0x1U << RCC_CIR_PLLRDYC_Pos) /*!< 0x00100000 */
10331 #define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk
10332 #define RCC_CIR_PLLI2SRDYC_Pos (21U)
10333 #define RCC_CIR_PLLI2SRDYC_Msk (0x1U << RCC_CIR_PLLI2SRDYC_Pos) /*!< 0x00200000 */
10334 #define RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk
10335 #define RCC_CIR_PLLSAIRDYC_Pos (22U)
10336 #define RCC_CIR_PLLSAIRDYC_Msk (0x1U << RCC_CIR_PLLSAIRDYC_Pos) /*!< 0x00400000 */
10337 #define RCC_CIR_PLLSAIRDYC RCC_CIR_PLLSAIRDYC_Msk
10338
10339 #define RCC_CIR_CSSC_Pos (23U)
10340 #define RCC_CIR_CSSC_Msk (0x1U << RCC_CIR_CSSC_Pos) /*!< 0x00800000 */
10341 #define RCC_CIR_CSSC RCC_CIR_CSSC_Msk
10342
10343 /******************** Bit definition for RCC_AHB1RSTR register **************/
10344 #define RCC_AHB1RSTR_GPIOARST_Pos (0U)
10345 #define RCC_AHB1RSTR_GPIOARST_Msk (0x1U << RCC_AHB1RSTR_GPIOARST_Pos) /*!< 0x00000001 */
10346 #define RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk
10347 #define RCC_AHB1RSTR_GPIOBRST_Pos (1U)
10348 #define RCC_AHB1RSTR_GPIOBRST_Msk (0x1U << RCC_AHB1RSTR_GPIOBRST_Pos) /*!< 0x00000002 */
10349 #define RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk
10350 #define RCC_AHB1RSTR_GPIOCRST_Pos (2U)
10351 #define RCC_AHB1RSTR_GPIOCRST_Msk (0x1U << RCC_AHB1RSTR_GPIOCRST_Pos) /*!< 0x00000004 */
10352 #define RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk
10353 #define RCC_AHB1RSTR_GPIODRST_Pos (3U)
10354 #define RCC_AHB1RSTR_GPIODRST_Msk (0x1U << RCC_AHB1RSTR_GPIODRST_Pos) /*!< 0x00000008 */
10355 #define RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk
10356 #define RCC_AHB1RSTR_GPIOERST_Pos (4U)
10357 #define RCC_AHB1RSTR_GPIOERST_Msk (0x1U << RCC_AHB1RSTR_GPIOERST_Pos) /*!< 0x00000010 */
10358 #define RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk
10359 #define RCC_AHB1RSTR_GPIOFRST_Pos (5U)
10360 #define RCC_AHB1RSTR_GPIOFRST_Msk (0x1U << RCC_AHB1RSTR_GPIOFRST_Pos) /*!< 0x00000020 */
10361 #define RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk
10362 #define RCC_AHB1RSTR_GPIOGRST_Pos (6U)
10363 #define RCC_AHB1RSTR_GPIOGRST_Msk (0x1U << RCC_AHB1RSTR_GPIOGRST_Pos) /*!< 0x00000040 */
10364 #define RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk
10365 #define RCC_AHB1RSTR_GPIOHRST_Pos (7U)
10366 #define RCC_AHB1RSTR_GPIOHRST_Msk (0x1U << RCC_AHB1RSTR_GPIOHRST_Pos) /*!< 0x00000080 */
10367 #define RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk
10368 #define RCC_AHB1RSTR_CRCRST_Pos (12U)
10369 #define RCC_AHB1RSTR_CRCRST_Msk (0x1U << RCC_AHB1RSTR_CRCRST_Pos) /*!< 0x00001000 */
10370 #define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk
10371 #define RCC_AHB1RSTR_DMA1RST_Pos (21U)
10372 #define RCC_AHB1RSTR_DMA1RST_Msk (0x1U << RCC_AHB1RSTR_DMA1RST_Pos) /*!< 0x00200000 */
10373 #define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk
10374 #define RCC_AHB1RSTR_DMA2RST_Pos (22U)
10375 #define RCC_AHB1RSTR_DMA2RST_Msk (0x1U << RCC_AHB1RSTR_DMA2RST_Pos) /*!< 0x00400000 */
10376 #define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk
10377 #define RCC_AHB1RSTR_OTGHRST_Pos (29U)
10378 #define RCC_AHB1RSTR_OTGHRST_Msk (0x1U << RCC_AHB1RSTR_OTGHRST_Pos) /*!< 0x20000000 */
10379 #define RCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk
10380
10381 /******************** Bit definition for RCC_AHB2RSTR register **************/
10382 #define RCC_AHB2RSTR_DCMIRST_Pos (0U)
10383 #define RCC_AHB2RSTR_DCMIRST_Msk (0x1U << RCC_AHB2RSTR_DCMIRST_Pos) /*!< 0x00000001 */
10384 #define RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk
10385 #define RCC_AHB2RSTR_OTGFSRST_Pos (7U)
10386 #define RCC_AHB2RSTR_OTGFSRST_Msk (0x1U << RCC_AHB2RSTR_OTGFSRST_Pos) /*!< 0x00000080 */
10387 #define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk
10388 /******************** Bit definition for RCC_AHB3RSTR register **************/
10389 #define RCC_AHB3RSTR_FMCRST_Pos (0U)
10390 #define RCC_AHB3RSTR_FMCRST_Msk (0x1U << RCC_AHB3RSTR_FMCRST_Pos) /*!< 0x00000001 */
10391 #define RCC_AHB3RSTR_FMCRST RCC_AHB3RSTR_FMCRST_Msk
10392 #define RCC_AHB3RSTR_QSPIRST_Pos (1U)
10393 #define RCC_AHB3RSTR_QSPIRST_Msk (0x1U << RCC_AHB3RSTR_QSPIRST_Pos) /*!< 0x00000002 */
10394 #define RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk
10395
10396
10397 /******************** Bit definition for RCC_APB1RSTR register **************/
10398 #define RCC_APB1RSTR_TIM2RST_Pos (0U)
10399 #define RCC_APB1RSTR_TIM2RST_Msk (0x1U << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */
10400 #define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk
10401 #define RCC_APB1RSTR_TIM3RST_Pos (1U)
10402 #define RCC_APB1RSTR_TIM3RST_Msk (0x1U << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */
10403 #define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk
10404 #define RCC_APB1RSTR_TIM4RST_Pos (2U)
10405 #define RCC_APB1RSTR_TIM4RST_Msk (0x1U << RCC_APB1RSTR_TIM4RST_Pos) /*!< 0x00000004 */
10406 #define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk
10407 #define RCC_APB1RSTR_TIM5RST_Pos (3U)
10408 #define RCC_APB1RSTR_TIM5RST_Msk (0x1U << RCC_APB1RSTR_TIM5RST_Pos) /*!< 0x00000008 */
10409 #define RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk
10410 #define RCC_APB1RSTR_TIM6RST_Pos (4U)
10411 #define RCC_APB1RSTR_TIM6RST_Msk (0x1U << RCC_APB1RSTR_TIM6RST_Pos) /*!< 0x00000010 */
10412 #define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk
10413 #define RCC_APB1RSTR_TIM7RST_Pos (5U)
10414 #define RCC_APB1RSTR_TIM7RST_Msk (0x1U << RCC_APB1RSTR_TIM7RST_Pos) /*!< 0x00000020 */
10415 #define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk
10416 #define RCC_APB1RSTR_TIM12RST_Pos (6U)
10417 #define RCC_APB1RSTR_TIM12RST_Msk (0x1U << RCC_APB1RSTR_TIM12RST_Pos) /*!< 0x00000040 */
10418 #define RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk
10419 #define RCC_APB1RSTR_TIM13RST_Pos (7U)
10420 #define RCC_APB1RSTR_TIM13RST_Msk (0x1U << RCC_APB1RSTR_TIM13RST_Pos) /*!< 0x00000080 */
10421 #define RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk
10422 #define RCC_APB1RSTR_TIM14RST_Pos (8U)
10423 #define RCC_APB1RSTR_TIM14RST_Msk (0x1U << RCC_APB1RSTR_TIM14RST_Pos) /*!< 0x00000100 */
10424 #define RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk
10425 #define RCC_APB1RSTR_WWDGRST_Pos (11U)
10426 #define RCC_APB1RSTR_WWDGRST_Msk (0x1U << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */
10427 #define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk
10428 #define RCC_APB1RSTR_SPI2RST_Pos (14U)
10429 #define RCC_APB1RSTR_SPI2RST_Msk (0x1U << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */
10430 #define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk
10431 #define RCC_APB1RSTR_SPI3RST_Pos (15U)
10432 #define RCC_APB1RSTR_SPI3RST_Msk (0x1U << RCC_APB1RSTR_SPI3RST_Pos) /*!< 0x00008000 */
10433 #define RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk
10434 #define RCC_APB1RSTR_SPDIFRXRST_Pos (16U)
10435 #define RCC_APB1RSTR_SPDIFRXRST_Msk (0x1U << RCC_APB1RSTR_SPDIFRXRST_Pos) /*!< 0x00010000 */
10436 #define RCC_APB1RSTR_SPDIFRXRST RCC_APB1RSTR_SPDIFRXRST_Msk
10437 #define RCC_APB1RSTR_USART2RST_Pos (17U)
10438 #define RCC_APB1RSTR_USART2RST_Msk (0x1U << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */
10439 #define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk
10440 #define RCC_APB1RSTR_USART3RST_Pos (18U)
10441 #define RCC_APB1RSTR_USART3RST_Msk (0x1U << RCC_APB1RSTR_USART3RST_Pos) /*!< 0x00040000 */
10442 #define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk
10443 #define RCC_APB1RSTR_UART4RST_Pos (19U)
10444 #define RCC_APB1RSTR_UART4RST_Msk (0x1U << RCC_APB1RSTR_UART4RST_Pos) /*!< 0x00080000 */
10445 #define RCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk
10446 #define RCC_APB1RSTR_UART5RST_Pos (20U)
10447 #define RCC_APB1RSTR_UART5RST_Msk (0x1U << RCC_APB1RSTR_UART5RST_Pos) /*!< 0x00100000 */
10448 #define RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk
10449 #define RCC_APB1RSTR_I2C1RST_Pos (21U)
10450 #define RCC_APB1RSTR_I2C1RST_Msk (0x1U << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */
10451 #define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk
10452 #define RCC_APB1RSTR_I2C2RST_Pos (22U)
10453 #define RCC_APB1RSTR_I2C2RST_Msk (0x1U << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */
10454 #define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk
10455 #define RCC_APB1RSTR_I2C3RST_Pos (23U)
10456 #define RCC_APB1RSTR_I2C3RST_Msk (0x1U << RCC_APB1RSTR_I2C3RST_Pos) /*!< 0x00800000 */
10457 #define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk
10458 #define RCC_APB1RSTR_FMPI2C1RST_Pos (24U)
10459 #define RCC_APB1RSTR_FMPI2C1RST_Msk (0x1U << RCC_APB1RSTR_FMPI2C1RST_Pos) /*!< 0x01000000 */
10460 #define RCC_APB1RSTR_FMPI2C1RST RCC_APB1RSTR_FMPI2C1RST_Msk
10461 #define RCC_APB1RSTR_CAN1RST_Pos (25U)
10462 #define RCC_APB1RSTR_CAN1RST_Msk (0x1U << RCC_APB1RSTR_CAN1RST_Pos) /*!< 0x02000000 */
10463 #define RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk
10464 #define RCC_APB1RSTR_CAN2RST_Pos (26U)
10465 #define RCC_APB1RSTR_CAN2RST_Msk (0x1U << RCC_APB1RSTR_CAN2RST_Pos) /*!< 0x04000000 */
10466 #define RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk
10467 #define RCC_APB1RSTR_CECRST_Pos (27U)
10468 #define RCC_APB1RSTR_CECRST_Msk (0x1U << RCC_APB1RSTR_CECRST_Pos) /*!< 0x08000000 */
10469 #define RCC_APB1RSTR_CECRST RCC_APB1RSTR_CECRST_Msk
10470 #define RCC_APB1RSTR_PWRRST_Pos (28U)
10471 #define RCC_APB1RSTR_PWRRST_Msk (0x1U << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */
10472 #define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk
10473 #define RCC_APB1RSTR_DACRST_Pos (29U)
10474 #define RCC_APB1RSTR_DACRST_Msk (0x1U << RCC_APB1RSTR_DACRST_Pos) /*!< 0x20000000 */
10475 #define RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk
10476
10477 /******************** Bit definition for RCC_APB2RSTR register **************/
10478 #define RCC_APB2RSTR_TIM1RST_Pos (0U)
10479 #define RCC_APB2RSTR_TIM1RST_Msk (0x1U << RCC_APB2RSTR_TIM1RST_Pos) /*!< 0x00000001 */
10480 #define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk
10481 #define RCC_APB2RSTR_TIM8RST_Pos (1U)
10482 #define RCC_APB2RSTR_TIM8RST_Msk (0x1U << RCC_APB2RSTR_TIM8RST_Pos) /*!< 0x00000002 */
10483 #define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk
10484 #define RCC_APB2RSTR_USART1RST_Pos (4U)
10485 #define RCC_APB2RSTR_USART1RST_Msk (0x1U << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00000010 */
10486 #define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk
10487 #define RCC_APB2RSTR_USART6RST_Pos (5U)
10488 #define RCC_APB2RSTR_USART6RST_Msk (0x1U << RCC_APB2RSTR_USART6RST_Pos) /*!< 0x00000020 */
10489 #define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk
10490 #define RCC_APB2RSTR_ADCRST_Pos (8U)
10491 #define RCC_APB2RSTR_ADCRST_Msk (0x1U << RCC_APB2RSTR_ADCRST_Pos) /*!< 0x00000100 */
10492 #define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk
10493 #define RCC_APB2RSTR_SDIORST_Pos (11U)
10494 #define RCC_APB2RSTR_SDIORST_Msk (0x1U << RCC_APB2RSTR_SDIORST_Pos) /*!< 0x00000800 */
10495 #define RCC_APB2RSTR_SDIORST RCC_APB2RSTR_SDIORST_Msk
10496 #define RCC_APB2RSTR_SPI1RST_Pos (12U)
10497 #define RCC_APB2RSTR_SPI1RST_Msk (0x1U << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */
10498 #define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk
10499 #define RCC_APB2RSTR_SPI4RST_Pos (13U)
10500 #define RCC_APB2RSTR_SPI4RST_Msk (0x1U << RCC_APB2RSTR_SPI4RST_Pos) /*!< 0x00002000 */
10501 #define RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk
10502 #define RCC_APB2RSTR_SYSCFGRST_Pos (14U)
10503 #define RCC_APB2RSTR_SYSCFGRST_Msk (0x1U << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00004000 */
10504 #define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk
10505 #define RCC_APB2RSTR_TIM9RST_Pos (16U)
10506 #define RCC_APB2RSTR_TIM9RST_Msk (0x1U << RCC_APB2RSTR_TIM9RST_Pos) /*!< 0x00010000 */
10507 #define RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk
10508 #define RCC_APB2RSTR_TIM10RST_Pos (17U)
10509 #define RCC_APB2RSTR_TIM10RST_Msk (0x1U << RCC_APB2RSTR_TIM10RST_Pos) /*!< 0x00020000 */
10510 #define RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk
10511 #define RCC_APB2RSTR_TIM11RST_Pos (18U)
10512 #define RCC_APB2RSTR_TIM11RST_Msk (0x1U << RCC_APB2RSTR_TIM11RST_Pos) /*!< 0x00040000 */
10513 #define RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk
10514 #define RCC_APB2RSTR_SAI1RST_Pos (22U)
10515 #define RCC_APB2RSTR_SAI1RST_Msk (0x1U << RCC_APB2RSTR_SAI1RST_Pos) /*!< 0x00400000 */
10516 #define RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk
10517 #define RCC_APB2RSTR_SAI2RST_Pos (23U)
10518 #define RCC_APB2RSTR_SAI2RST_Msk (0x1U << RCC_APB2RSTR_SAI2RST_Pos) /*!< 0x00800000 */
10519 #define RCC_APB2RSTR_SAI2RST RCC_APB2RSTR_SAI2RST_Msk
10520
10521 /* Old SPI1RST bit definition, maintained for legacy purpose */
10522 #define RCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST
10523
10524 /******************** Bit definition for RCC_AHB1ENR register ***************/
10525 #define RCC_AHB1ENR_GPIOAEN_Pos (0U)
10526 #define RCC_AHB1ENR_GPIOAEN_Msk (0x1U << RCC_AHB1ENR_GPIOAEN_Pos) /*!< 0x00000001 */
10527 #define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk
10528 #define RCC_AHB1ENR_GPIOBEN_Pos (1U)
10529 #define RCC_AHB1ENR_GPIOBEN_Msk (0x1U << RCC_AHB1ENR_GPIOBEN_Pos) /*!< 0x00000002 */
10530 #define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk
10531 #define RCC_AHB1ENR_GPIOCEN_Pos (2U)
10532 #define RCC_AHB1ENR_GPIOCEN_Msk (0x1U << RCC_AHB1ENR_GPIOCEN_Pos) /*!< 0x00000004 */
10533 #define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk
10534 #define RCC_AHB1ENR_GPIODEN_Pos (3U)
10535 #define RCC_AHB1ENR_GPIODEN_Msk (0x1U << RCC_AHB1ENR_GPIODEN_Pos) /*!< 0x00000008 */
10536 #define RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk
10537 #define RCC_AHB1ENR_GPIOEEN_Pos (4U)
10538 #define RCC_AHB1ENR_GPIOEEN_Msk (0x1U << RCC_AHB1ENR_GPIOEEN_Pos) /*!< 0x00000010 */
10539 #define RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk
10540 #define RCC_AHB1ENR_GPIOFEN_Pos (5U)
10541 #define RCC_AHB1ENR_GPIOFEN_Msk (0x1U << RCC_AHB1ENR_GPIOFEN_Pos) /*!< 0x00000020 */
10542 #define RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk
10543 #define RCC_AHB1ENR_GPIOGEN_Pos (6U)
10544 #define RCC_AHB1ENR_GPIOGEN_Msk (0x1U << RCC_AHB1ENR_GPIOGEN_Pos) /*!< 0x00000040 */
10545 #define RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk
10546 #define RCC_AHB1ENR_GPIOHEN_Pos (7U)
10547 #define RCC_AHB1ENR_GPIOHEN_Msk (0x1U << RCC_AHB1ENR_GPIOHEN_Pos) /*!< 0x00000080 */
10548 #define RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk
10549 #define RCC_AHB1ENR_CRCEN_Pos (12U)
10550 #define RCC_AHB1ENR_CRCEN_Msk (0x1U << RCC_AHB1ENR_CRCEN_Pos) /*!< 0x00001000 */
10551 #define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk
10552 #define RCC_AHB1ENR_BKPSRAMEN_Pos (18U)
10553 #define RCC_AHB1ENR_BKPSRAMEN_Msk (0x1U << RCC_AHB1ENR_BKPSRAMEN_Pos) /*!< 0x00040000 */
10554 #define RCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk
10555 #define RCC_AHB1ENR_DMA1EN_Pos (21U)
10556 #define RCC_AHB1ENR_DMA1EN_Msk (0x1U << RCC_AHB1ENR_DMA1EN_Pos) /*!< 0x00200000 */
10557 #define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk
10558 #define RCC_AHB1ENR_DMA2EN_Pos (22U)
10559 #define RCC_AHB1ENR_DMA2EN_Msk (0x1U << RCC_AHB1ENR_DMA2EN_Pos) /*!< 0x00400000 */
10560 #define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk
10561 #define RCC_AHB1ENR_OTGHSEN_Pos (29U)
10562 #define RCC_AHB1ENR_OTGHSEN_Msk (0x1U << RCC_AHB1ENR_OTGHSEN_Pos) /*!< 0x20000000 */
10563 #define RCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk
10564 #define RCC_AHB1ENR_OTGHSULPIEN_Pos (30U)
10565 #define RCC_AHB1ENR_OTGHSULPIEN_Msk (0x1U << RCC_AHB1ENR_OTGHSULPIEN_Pos) /*!< 0x40000000 */
10566 #define RCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk
10567 /******************** Bit definition for RCC_AHB2ENR register ***************/
10568 /*
10569 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
10570 */
10571 #define RCC_AHB2_SUPPORT /*!< AHB2 Bus is supported */
10572
10573 #define RCC_AHB2ENR_DCMIEN_Pos (0U)
10574 #define RCC_AHB2ENR_DCMIEN_Msk (0x1U << RCC_AHB2ENR_DCMIEN_Pos) /*!< 0x00000001 */
10575 #define RCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMIEN_Msk
10576 #define RCC_AHB2ENR_OTGFSEN_Pos (7U)
10577 #define RCC_AHB2ENR_OTGFSEN_Msk (0x1U << RCC_AHB2ENR_OTGFSEN_Pos) /*!< 0x00000080 */
10578 #define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk
10579
10580 /******************** Bit definition for RCC_AHB3ENR register ***************/
10581 /*
10582 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
10583 */
10584 #define RCC_AHB3_SUPPORT /*!< AHB3 Bus is supported */
10585
10586 #define RCC_AHB3ENR_FMCEN_Pos (0U)
10587 #define RCC_AHB3ENR_FMCEN_Msk (0x1U << RCC_AHB3ENR_FMCEN_Pos) /*!< 0x00000001 */
10588 #define RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk
10589 #define RCC_AHB3ENR_QSPIEN_Pos (1U)
10590 #define RCC_AHB3ENR_QSPIEN_Msk (0x1U << RCC_AHB3ENR_QSPIEN_Pos) /*!< 0x00000002 */
10591 #define RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk
10592
10593 /******************** Bit definition for RCC_APB1ENR register ***************/
10594 #define RCC_APB1ENR_TIM2EN_Pos (0U)
10595 #define RCC_APB1ENR_TIM2EN_Msk (0x1U << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */
10596 #define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk
10597 #define RCC_APB1ENR_TIM3EN_Pos (1U)
10598 #define RCC_APB1ENR_TIM3EN_Msk (0x1U << RCC_APB1ENR_TIM3EN_Pos) /*!< 0x00000002 */
10599 #define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk
10600 #define RCC_APB1ENR_TIM4EN_Pos (2U)
10601 #define RCC_APB1ENR_TIM4EN_Msk (0x1U << RCC_APB1ENR_TIM4EN_Pos) /*!< 0x00000004 */
10602 #define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk
10603 #define RCC_APB1ENR_TIM5EN_Pos (3U)
10604 #define RCC_APB1ENR_TIM5EN_Msk (0x1U << RCC_APB1ENR_TIM5EN_Pos) /*!< 0x00000008 */
10605 #define RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk
10606 #define RCC_APB1ENR_TIM6EN_Pos (4U)
10607 #define RCC_APB1ENR_TIM6EN_Msk (0x1U << RCC_APB1ENR_TIM6EN_Pos) /*!< 0x00000010 */
10608 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk
10609 #define RCC_APB1ENR_TIM7EN_Pos (5U)
10610 #define RCC_APB1ENR_TIM7EN_Msk (0x1U << RCC_APB1ENR_TIM7EN_Pos) /*!< 0x00000020 */
10611 #define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk
10612 #define RCC_APB1ENR_TIM12EN_Pos (6U)
10613 #define RCC_APB1ENR_TIM12EN_Msk (0x1U << RCC_APB1ENR_TIM12EN_Pos) /*!< 0x00000040 */
10614 #define RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk
10615 #define RCC_APB1ENR_TIM13EN_Pos (7U)
10616 #define RCC_APB1ENR_TIM13EN_Msk (0x1U << RCC_APB1ENR_TIM13EN_Pos) /*!< 0x00000080 */
10617 #define RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk
10618 #define RCC_APB1ENR_TIM14EN_Pos (8U)
10619 #define RCC_APB1ENR_TIM14EN_Msk (0x1U << RCC_APB1ENR_TIM14EN_Pos) /*!< 0x00000100 */
10620 #define RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk
10621 #define RCC_APB1ENR_WWDGEN_Pos (11U)
10622 #define RCC_APB1ENR_WWDGEN_Msk (0x1U << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */
10623 #define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk
10624 #define RCC_APB1ENR_SPI2EN_Pos (14U)
10625 #define RCC_APB1ENR_SPI2EN_Msk (0x1U << RCC_APB1ENR_SPI2EN_Pos) /*!< 0x00004000 */
10626 #define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk
10627 #define RCC_APB1ENR_SPI3EN_Pos (15U)
10628 #define RCC_APB1ENR_SPI3EN_Msk (0x1U << RCC_APB1ENR_SPI3EN_Pos) /*!< 0x00008000 */
10629 #define RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk
10630 #define RCC_APB1ENR_SPDIFRXEN_Pos (16U)
10631 #define RCC_APB1ENR_SPDIFRXEN_Msk (0x1U << RCC_APB1ENR_SPDIFRXEN_Pos) /*!< 0x00010000 */
10632 #define RCC_APB1ENR_SPDIFRXEN RCC_APB1ENR_SPDIFRXEN_Msk
10633 #define RCC_APB1ENR_USART2EN_Pos (17U)
10634 #define RCC_APB1ENR_USART2EN_Msk (0x1U << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */
10635 #define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk
10636 #define RCC_APB1ENR_USART3EN_Pos (18U)
10637 #define RCC_APB1ENR_USART3EN_Msk (0x1U << RCC_APB1ENR_USART3EN_Pos) /*!< 0x00040000 */
10638 #define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk
10639 #define RCC_APB1ENR_UART4EN_Pos (19U)
10640 #define RCC_APB1ENR_UART4EN_Msk (0x1U << RCC_APB1ENR_UART4EN_Pos) /*!< 0x00080000 */
10641 #define RCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk
10642 #define RCC_APB1ENR_UART5EN_Pos (20U)
10643 #define RCC_APB1ENR_UART5EN_Msk (0x1U << RCC_APB1ENR_UART5EN_Pos) /*!< 0x00100000 */
10644 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk
10645 #define RCC_APB1ENR_I2C1EN_Pos (21U)
10646 #define RCC_APB1ENR_I2C1EN_Msk (0x1U << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */
10647 #define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk
10648 #define RCC_APB1ENR_I2C2EN_Pos (22U)
10649 #define RCC_APB1ENR_I2C2EN_Msk (0x1U << RCC_APB1ENR_I2C2EN_Pos) /*!< 0x00400000 */
10650 #define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk
10651 #define RCC_APB1ENR_I2C3EN_Pos (23U)
10652 #define RCC_APB1ENR_I2C3EN_Msk (0x1U << RCC_APB1ENR_I2C3EN_Pos) /*!< 0x00800000 */
10653 #define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk
10654 #define RCC_APB1ENR_FMPI2C1EN_Pos (24U)
10655 #define RCC_APB1ENR_FMPI2C1EN_Msk (0x1U << RCC_APB1ENR_FMPI2C1EN_Pos) /*!< 0x01000000 */
10656 #define RCC_APB1ENR_FMPI2C1EN RCC_APB1ENR_FMPI2C1EN_Msk
10657 #define RCC_APB1ENR_CAN1EN_Pos (25U)
10658 #define RCC_APB1ENR_CAN1EN_Msk (0x1U << RCC_APB1ENR_CAN1EN_Pos) /*!< 0x02000000 */
10659 #define RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk
10660 #define RCC_APB1ENR_CAN2EN_Pos (26U)
10661 #define RCC_APB1ENR_CAN2EN_Msk (0x1U << RCC_APB1ENR_CAN2EN_Pos) /*!< 0x04000000 */
10662 #define RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk
10663 #define RCC_APB1ENR_CECEN_Pos (27U)
10664 #define RCC_APB1ENR_CECEN_Msk (0x1U << RCC_APB1ENR_CECEN_Pos) /*!< 0x08000000 */
10665 #define RCC_APB1ENR_CECEN RCC_APB1ENR_CECEN_Msk
10666 #define RCC_APB1ENR_PWREN_Pos (28U)
10667 #define RCC_APB1ENR_PWREN_Msk (0x1U << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */
10668 #define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk
10669 #define RCC_APB1ENR_DACEN_Pos (29U)
10670 #define RCC_APB1ENR_DACEN_Msk (0x1U << RCC_APB1ENR_DACEN_Pos) /*!< 0x20000000 */
10671 #define RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk
10672
10673 /******************** Bit definition for RCC_APB2ENR register ***************/
10674 #define RCC_APB2ENR_TIM1EN_Pos (0U)
10675 #define RCC_APB2ENR_TIM1EN_Msk (0x1U << RCC_APB2ENR_TIM1EN_Pos) /*!< 0x00000001 */
10676 #define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk
10677 #define RCC_APB2ENR_TIM8EN_Pos (1U)
10678 #define RCC_APB2ENR_TIM8EN_Msk (0x1U << RCC_APB2ENR_TIM8EN_Pos) /*!< 0x00000002 */
10679 #define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk
10680 #define RCC_APB2ENR_USART1EN_Pos (4U)
10681 #define RCC_APB2ENR_USART1EN_Msk (0x1U << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00000010 */
10682 #define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk
10683 #define RCC_APB2ENR_USART6EN_Pos (5U)
10684 #define RCC_APB2ENR_USART6EN_Msk (0x1U << RCC_APB2ENR_USART6EN_Pos) /*!< 0x00000020 */
10685 #define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk
10686 #define RCC_APB2ENR_ADC1EN_Pos (8U)
10687 #define RCC_APB2ENR_ADC1EN_Msk (0x1U << RCC_APB2ENR_ADC1EN_Pos) /*!< 0x00000100 */
10688 #define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk
10689 #define RCC_APB2ENR_ADC2EN_Pos (9U)
10690 #define RCC_APB2ENR_ADC2EN_Msk (0x1U << RCC_APB2ENR_ADC2EN_Pos) /*!< 0x00000200 */
10691 #define RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk
10692 #define RCC_APB2ENR_ADC3EN_Pos (10U)
10693 #define RCC_APB2ENR_ADC3EN_Msk (0x1U << RCC_APB2ENR_ADC3EN_Pos) /*!< 0x00000400 */
10694 #define RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk
10695 #define RCC_APB2ENR_SDIOEN_Pos (11U)
10696 #define RCC_APB2ENR_SDIOEN_Msk (0x1U << RCC_APB2ENR_SDIOEN_Pos) /*!< 0x00000800 */
10697 #define RCC_APB2ENR_SDIOEN RCC_APB2ENR_SDIOEN_Msk
10698 #define RCC_APB2ENR_SPI1EN_Pos (12U)
10699 #define RCC_APB2ENR_SPI1EN_Msk (0x1U << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */
10700 #define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk
10701 #define RCC_APB2ENR_SPI4EN_Pos (13U)
10702 #define RCC_APB2ENR_SPI4EN_Msk (0x1U << RCC_APB2ENR_SPI4EN_Pos) /*!< 0x00002000 */
10703 #define RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk
10704 #define RCC_APB2ENR_SYSCFGEN_Pos (14U)
10705 #define RCC_APB2ENR_SYSCFGEN_Msk (0x1U << RCC_APB2ENR_SYSCFGEN_Pos) /*!< 0x00004000 */
10706 #define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk
10707 #define RCC_APB2ENR_TIM9EN_Pos (16U)
10708 #define RCC_APB2ENR_TIM9EN_Msk (0x1U << RCC_APB2ENR_TIM9EN_Pos) /*!< 0x00010000 */
10709 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk
10710 #define RCC_APB2ENR_TIM10EN_Pos (17U)
10711 #define RCC_APB2ENR_TIM10EN_Msk (0x1U << RCC_APB2ENR_TIM10EN_Pos) /*!< 0x00020000 */
10712 #define RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk
10713 #define RCC_APB2ENR_TIM11EN_Pos (18U)
10714 #define RCC_APB2ENR_TIM11EN_Msk (0x1U << RCC_APB2ENR_TIM11EN_Pos) /*!< 0x00040000 */
10715 #define RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk
10716 #define RCC_APB2ENR_SAI1EN_Pos (22U)
10717 #define RCC_APB2ENR_SAI1EN_Msk (0x1U << RCC_APB2ENR_SAI1EN_Pos) /*!< 0x00400000 */
10718 #define RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk
10719 #define RCC_APB2ENR_SAI2EN_Pos (23U)
10720 #define RCC_APB2ENR_SAI2EN_Msk (0x1U << RCC_APB2ENR_SAI2EN_Pos) /*!< 0x00800000 */
10721 #define RCC_APB2ENR_SAI2EN RCC_APB2ENR_SAI2EN_Msk
10722
10723 /******************** Bit definition for RCC_AHB1LPENR register *************/
10724 #define RCC_AHB1LPENR_GPIOALPEN_Pos (0U)
10725 #define RCC_AHB1LPENR_GPIOALPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOALPEN_Pos) /*!< 0x00000001 */
10726 #define RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk
10727 #define RCC_AHB1LPENR_GPIOBLPEN_Pos (1U)
10728 #define RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOBLPEN_Pos) /*!< 0x00000002 */
10729 #define RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk
10730 #define RCC_AHB1LPENR_GPIOCLPEN_Pos (2U)
10731 #define RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOCLPEN_Pos) /*!< 0x00000004 */
10732 #define RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk
10733 #define RCC_AHB1LPENR_GPIODLPEN_Pos (3U)
10734 #define RCC_AHB1LPENR_GPIODLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIODLPEN_Pos) /*!< 0x00000008 */
10735 #define RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk
10736 #define RCC_AHB1LPENR_GPIOELPEN_Pos (4U)
10737 #define RCC_AHB1LPENR_GPIOELPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOELPEN_Pos) /*!< 0x00000010 */
10738 #define RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk
10739 #define RCC_AHB1LPENR_GPIOFLPEN_Pos (5U)
10740 #define RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOFLPEN_Pos) /*!< 0x00000020 */
10741 #define RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk
10742 #define RCC_AHB1LPENR_GPIOGLPEN_Pos (6U)
10743 #define RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOGLPEN_Pos) /*!< 0x00000040 */
10744 #define RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk
10745 #define RCC_AHB1LPENR_GPIOHLPEN_Pos (7U)
10746 #define RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOHLPEN_Pos) /*!< 0x00000080 */
10747 #define RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk
10748 #define RCC_AHB1LPENR_CRCLPEN_Pos (12U)
10749 #define RCC_AHB1LPENR_CRCLPEN_Msk (0x1U << RCC_AHB1LPENR_CRCLPEN_Pos) /*!< 0x00001000 */
10750 #define RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk
10751 #define RCC_AHB1LPENR_FLITFLPEN_Pos (15U)
10752 #define RCC_AHB1LPENR_FLITFLPEN_Msk (0x1U << RCC_AHB1LPENR_FLITFLPEN_Pos) /*!< 0x00008000 */
10753 #define RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk
10754 #define RCC_AHB1LPENR_SRAM1LPEN_Pos (16U)
10755 #define RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1U << RCC_AHB1LPENR_SRAM1LPEN_Pos) /*!< 0x00010000 */
10756 #define RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk
10757 #define RCC_AHB1LPENR_SRAM2LPEN_Pos (17U)
10758 #define RCC_AHB1LPENR_SRAM2LPEN_Msk (0x1U << RCC_AHB1LPENR_SRAM2LPEN_Pos) /*!< 0x00020000 */
10759 #define RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk
10760 #define RCC_AHB1LPENR_BKPSRAMLPEN_Pos (18U)
10761 #define RCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1U << RCC_AHB1LPENR_BKPSRAMLPEN_Pos) /*!< 0x00040000 */
10762 #define RCC_AHB1LPENR_BKPSRAMLPEN RCC_AHB1LPENR_BKPSRAMLPEN_Msk
10763 #define RCC_AHB1LPENR_DMA1LPEN_Pos (21U)
10764 #define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1U << RCC_AHB1LPENR_DMA1LPEN_Pos) /*!< 0x00200000 */
10765 #define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk
10766 #define RCC_AHB1LPENR_DMA2LPEN_Pos (22U)
10767 #define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1U << RCC_AHB1LPENR_DMA2LPEN_Pos) /*!< 0x00400000 */
10768 #define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk
10769
10770 #define RCC_AHB1LPENR_OTGHSLPEN_Pos (29U)
10771 #define RCC_AHB1LPENR_OTGHSLPEN_Msk (0x1U << RCC_AHB1LPENR_OTGHSLPEN_Pos) /*!< 0x20000000 */
10772 #define RCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk
10773 #define RCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U)
10774 #define RCC_AHB1LPENR_OTGHSULPILPEN_Msk (0x1U << RCC_AHB1LPENR_OTGHSULPILPEN_Pos) /*!< 0x40000000 */
10775 #define RCC_AHB1LPENR_OTGHSULPILPEN RCC_AHB1LPENR_OTGHSULPILPEN_Msk
10776
10777 /******************** Bit definition for RCC_AHB2LPENR register *************/
10778 #define RCC_AHB2LPENR_DCMILPEN_Pos (0U)
10779 #define RCC_AHB2LPENR_DCMILPEN_Msk (0x1U << RCC_AHB2LPENR_DCMILPEN_Pos) /*!< 0x00000001 */
10780 #define RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk
10781 #define RCC_AHB2LPENR_OTGFSLPEN_Pos (7U)
10782 #define RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1U << RCC_AHB2LPENR_OTGFSLPEN_Pos) /*!< 0x00000080 */
10783 #define RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk
10784
10785 /******************** Bit definition for RCC_AHB3LPENR register *************/
10786 #define RCC_AHB3LPENR_FMCLPEN_Pos (0U)
10787 #define RCC_AHB3LPENR_FMCLPEN_Msk (0x1U << RCC_AHB3LPENR_FMCLPEN_Pos) /*!< 0x00000001 */
10788 #define RCC_AHB3LPENR_FMCLPEN RCC_AHB3LPENR_FMCLPEN_Msk
10789 #define RCC_AHB3LPENR_QSPILPEN_Pos (1U)
10790 #define RCC_AHB3LPENR_QSPILPEN_Msk (0x1U << RCC_AHB3LPENR_QSPILPEN_Pos) /*!< 0x00000002 */
10791 #define RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk
10792
10793 /******************** Bit definition for RCC_APB1LPENR register *************/
10794 #define RCC_APB1LPENR_TIM2LPEN_Pos (0U)
10795 #define RCC_APB1LPENR_TIM2LPEN_Msk (0x1U << RCC_APB1LPENR_TIM2LPEN_Pos) /*!< 0x00000001 */
10796 #define RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk
10797 #define RCC_APB1LPENR_TIM3LPEN_Pos (1U)
10798 #define RCC_APB1LPENR_TIM3LPEN_Msk (0x1U << RCC_APB1LPENR_TIM3LPEN_Pos) /*!< 0x00000002 */
10799 #define RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk
10800 #define RCC_APB1LPENR_TIM4LPEN_Pos (2U)
10801 #define RCC_APB1LPENR_TIM4LPEN_Msk (0x1U << RCC_APB1LPENR_TIM4LPEN_Pos) /*!< 0x00000004 */
10802 #define RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk
10803 #define RCC_APB1LPENR_TIM5LPEN_Pos (3U)
10804 #define RCC_APB1LPENR_TIM5LPEN_Msk (0x1U << RCC_APB1LPENR_TIM5LPEN_Pos) /*!< 0x00000008 */
10805 #define RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk
10806 #define RCC_APB1LPENR_TIM6LPEN_Pos (4U)
10807 #define RCC_APB1LPENR_TIM6LPEN_Msk (0x1U << RCC_APB1LPENR_TIM6LPEN_Pos) /*!< 0x00000010 */
10808 #define RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk
10809 #define RCC_APB1LPENR_TIM7LPEN_Pos (5U)
10810 #define RCC_APB1LPENR_TIM7LPEN_Msk (0x1U << RCC_APB1LPENR_TIM7LPEN_Pos) /*!< 0x00000020 */
10811 #define RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk
10812 #define RCC_APB1LPENR_TIM12LPEN_Pos (6U)
10813 #define RCC_APB1LPENR_TIM12LPEN_Msk (0x1U << RCC_APB1LPENR_TIM12LPEN_Pos) /*!< 0x00000040 */
10814 #define RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk
10815 #define RCC_APB1LPENR_TIM13LPEN_Pos (7U)
10816 #define RCC_APB1LPENR_TIM13LPEN_Msk (0x1U << RCC_APB1LPENR_TIM13LPEN_Pos) /*!< 0x00000080 */
10817 #define RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk
10818 #define RCC_APB1LPENR_TIM14LPEN_Pos (8U)
10819 #define RCC_APB1LPENR_TIM14LPEN_Msk (0x1U << RCC_APB1LPENR_TIM14LPEN_Pos) /*!< 0x00000100 */
10820 #define RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk
10821 #define RCC_APB1LPENR_WWDGLPEN_Pos (11U)
10822 #define RCC_APB1LPENR_WWDGLPEN_Msk (0x1U << RCC_APB1LPENR_WWDGLPEN_Pos) /*!< 0x00000800 */
10823 #define RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk
10824 #define RCC_APB1LPENR_SPI2LPEN_Pos (14U)
10825 #define RCC_APB1LPENR_SPI2LPEN_Msk (0x1U << RCC_APB1LPENR_SPI2LPEN_Pos) /*!< 0x00004000 */
10826 #define RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk
10827 #define RCC_APB1LPENR_SPI3LPEN_Pos (15U)
10828 #define RCC_APB1LPENR_SPI3LPEN_Msk (0x1U << RCC_APB1LPENR_SPI3LPEN_Pos) /*!< 0x00008000 */
10829 #define RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk
10830 #define RCC_APB1LPENR_SPDIFRXLPEN_Pos (16U)
10831 #define RCC_APB1LPENR_SPDIFRXLPEN_Msk (0x1U << RCC_APB1LPENR_SPDIFRXLPEN_Pos) /*!< 0x00010000 */
10832 #define RCC_APB1LPENR_SPDIFRXLPEN RCC_APB1LPENR_SPDIFRXLPEN_Msk
10833 #define RCC_APB1LPENR_USART2LPEN_Pos (17U)
10834 #define RCC_APB1LPENR_USART2LPEN_Msk (0x1U << RCC_APB1LPENR_USART2LPEN_Pos) /*!< 0x00020000 */
10835 #define RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk
10836 #define RCC_APB1LPENR_USART3LPEN_Pos (18U)
10837 #define RCC_APB1LPENR_USART3LPEN_Msk (0x1U << RCC_APB1LPENR_USART3LPEN_Pos) /*!< 0x00040000 */
10838 #define RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk
10839 #define RCC_APB1LPENR_UART4LPEN_Pos (19U)
10840 #define RCC_APB1LPENR_UART4LPEN_Msk (0x1U << RCC_APB1LPENR_UART4LPEN_Pos) /*!< 0x00080000 */
10841 #define RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk
10842 #define RCC_APB1LPENR_UART5LPEN_Pos (20U)
10843 #define RCC_APB1LPENR_UART5LPEN_Msk (0x1U << RCC_APB1LPENR_UART5LPEN_Pos) /*!< 0x00100000 */
10844 #define RCC_APB1LPENR_UART5LPEN RCC_APB1LPENR_UART5LPEN_Msk
10845 #define RCC_APB1LPENR_I2C1LPEN_Pos (21U)
10846 #define RCC_APB1LPENR_I2C1LPEN_Msk (0x1U << RCC_APB1LPENR_I2C1LPEN_Pos) /*!< 0x00200000 */
10847 #define RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk
10848 #define RCC_APB1LPENR_I2C2LPEN_Pos (22U)
10849 #define RCC_APB1LPENR_I2C2LPEN_Msk (0x1U << RCC_APB1LPENR_I2C2LPEN_Pos) /*!< 0x00400000 */
10850 #define RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk
10851 #define RCC_APB1LPENR_I2C3LPEN_Pos (23U)
10852 #define RCC_APB1LPENR_I2C3LPEN_Msk (0x1U << RCC_APB1LPENR_I2C3LPEN_Pos) /*!< 0x00800000 */
10853 #define RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk
10854 #define RCC_APB1LPENR_FMPI2C1LPEN_Pos (24U)
10855 #define RCC_APB1LPENR_FMPI2C1LPEN_Msk (0x1U << RCC_APB1LPENR_FMPI2C1LPEN_Pos) /*!< 0x01000000 */
10856 #define RCC_APB1LPENR_FMPI2C1LPEN RCC_APB1LPENR_FMPI2C1LPEN_Msk
10857 #define RCC_APB1LPENR_CAN1LPEN_Pos (25U)
10858 #define RCC_APB1LPENR_CAN1LPEN_Msk (0x1U << RCC_APB1LPENR_CAN1LPEN_Pos) /*!< 0x02000000 */
10859 #define RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk
10860 #define RCC_APB1LPENR_CAN2LPEN_Pos (26U)
10861 #define RCC_APB1LPENR_CAN2LPEN_Msk (0x1U << RCC_APB1LPENR_CAN2LPEN_Pos) /*!< 0x04000000 */
10862 #define RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk
10863 #define RCC_APB1LPENR_CECLPEN_Pos (27U)
10864 #define RCC_APB1LPENR_CECLPEN_Msk (0x1U << RCC_APB1LPENR_CECLPEN_Pos) /*!< 0x08000000 */
10865 #define RCC_APB1LPENR_CECLPEN RCC_APB1LPENR_CECLPEN_Msk
10866 #define RCC_APB1LPENR_PWRLPEN_Pos (28U)
10867 #define RCC_APB1LPENR_PWRLPEN_Msk (0x1U << RCC_APB1LPENR_PWRLPEN_Pos) /*!< 0x10000000 */
10868 #define RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk
10869 #define RCC_APB1LPENR_DACLPEN_Pos (29U)
10870 #define RCC_APB1LPENR_DACLPEN_Msk (0x1U << RCC_APB1LPENR_DACLPEN_Pos) /*!< 0x20000000 */
10871 #define RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk
10872
10873 /******************** Bit definition for RCC_APB2LPENR register *************/
10874 #define RCC_APB2LPENR_TIM1LPEN_Pos (0U)
10875 #define RCC_APB2LPENR_TIM1LPEN_Msk (0x1U << RCC_APB2LPENR_TIM1LPEN_Pos) /*!< 0x00000001 */
10876 #define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk
10877 #define RCC_APB2LPENR_TIM8LPEN_Pos (1U)
10878 #define RCC_APB2LPENR_TIM8LPEN_Msk (0x1U << RCC_APB2LPENR_TIM8LPEN_Pos) /*!< 0x00000002 */
10879 #define RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk
10880 #define RCC_APB2LPENR_USART1LPEN_Pos (4U)
10881 #define RCC_APB2LPENR_USART1LPEN_Msk (0x1U << RCC_APB2LPENR_USART1LPEN_Pos) /*!< 0x00000010 */
10882 #define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk
10883 #define RCC_APB2LPENR_USART6LPEN_Pos (5U)
10884 #define RCC_APB2LPENR_USART6LPEN_Msk (0x1U << RCC_APB2LPENR_USART6LPEN_Pos) /*!< 0x00000020 */
10885 #define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk
10886 #define RCC_APB2LPENR_ADC1LPEN_Pos (8U)
10887 #define RCC_APB2LPENR_ADC1LPEN_Msk (0x1U << RCC_APB2LPENR_ADC1LPEN_Pos) /*!< 0x00000100 */
10888 #define RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk
10889 #define RCC_APB2LPENR_ADC2LPEN_Pos (9U)
10890 #define RCC_APB2LPENR_ADC2LPEN_Msk (0x1U << RCC_APB2LPENR_ADC2LPEN_Pos) /*!< 0x00000200 */
10891 #define RCC_APB2LPENR_ADC2LPEN RCC_APB2LPENR_ADC2LPEN_Msk
10892 #define RCC_APB2LPENR_ADC3LPEN_Pos (10U)
10893 #define RCC_APB2LPENR_ADC3LPEN_Msk (0x1U << RCC_APB2LPENR_ADC3LPEN_Pos) /*!< 0x00000400 */
10894 #define RCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk
10895 #define RCC_APB2LPENR_SDIOLPEN_Pos (11U)
10896 #define RCC_APB2LPENR_SDIOLPEN_Msk (0x1U << RCC_APB2LPENR_SDIOLPEN_Pos) /*!< 0x00000800 */
10897 #define RCC_APB2LPENR_SDIOLPEN RCC_APB2LPENR_SDIOLPEN_Msk
10898 #define RCC_APB2LPENR_SPI1LPEN_Pos (12U)
10899 #define RCC_APB2LPENR_SPI1LPEN_Msk (0x1U << RCC_APB2LPENR_SPI1LPEN_Pos) /*!< 0x00001000 */
10900 #define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk
10901 #define RCC_APB2LPENR_SPI4LPEN_Pos (13U)
10902 #define RCC_APB2LPENR_SPI4LPEN_Msk (0x1U << RCC_APB2LPENR_SPI4LPEN_Pos) /*!< 0x00002000 */
10903 #define RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk
10904 #define RCC_APB2LPENR_SYSCFGLPEN_Pos (14U)
10905 #define RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1U << RCC_APB2LPENR_SYSCFGLPEN_Pos) /*!< 0x00004000 */
10906 #define RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk
10907 #define RCC_APB2LPENR_TIM9LPEN_Pos (16U)
10908 #define RCC_APB2LPENR_TIM9LPEN_Msk (0x1U << RCC_APB2LPENR_TIM9LPEN_Pos) /*!< 0x00010000 */
10909 #define RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk
10910 #define RCC_APB2LPENR_TIM10LPEN_Pos (17U)
10911 #define RCC_APB2LPENR_TIM10LPEN_Msk (0x1U << RCC_APB2LPENR_TIM10LPEN_Pos) /*!< 0x00020000 */
10912 #define RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk
10913 #define RCC_APB2LPENR_TIM11LPEN_Pos (18U)
10914 #define RCC_APB2LPENR_TIM11LPEN_Msk (0x1U << RCC_APB2LPENR_TIM11LPEN_Pos) /*!< 0x00040000 */
10915 #define RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk
10916 #define RCC_APB2LPENR_SAI1LPEN_Pos (22U)
10917 #define RCC_APB2LPENR_SAI1LPEN_Msk (0x1U << RCC_APB2LPENR_SAI1LPEN_Pos) /*!< 0x00400000 */
10918 #define RCC_APB2LPENR_SAI1LPEN RCC_APB2LPENR_SAI1LPEN_Msk
10919 #define RCC_APB2LPENR_SAI2LPEN_Pos (23U)
10920 #define RCC_APB2LPENR_SAI2LPEN_Msk (0x1U << RCC_APB2LPENR_SAI2LPEN_Pos) /*!< 0x00800000 */
10921 #define RCC_APB2LPENR_SAI2LPEN RCC_APB2LPENR_SAI2LPEN_Msk
10922
10923 /******************** Bit definition for RCC_BDCR register ******************/
10924 #define RCC_BDCR_LSEON_Pos (0U)
10925 #define RCC_BDCR_LSEON_Msk (0x1U << RCC_BDCR_LSEON_Pos) /*!< 0x00000001 */
10926 #define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk
10927 #define RCC_BDCR_LSERDY_Pos (1U)
10928 #define RCC_BDCR_LSERDY_Msk (0x1U << RCC_BDCR_LSERDY_Pos) /*!< 0x00000002 */
10929 #define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk
10930 #define RCC_BDCR_LSEBYP_Pos (2U)
10931 #define RCC_BDCR_LSEBYP_Msk (0x1U << RCC_BDCR_LSEBYP_Pos) /*!< 0x00000004 */
10932 #define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk
10933 #define RCC_BDCR_LSEMOD_Pos (3U)
10934 #define RCC_BDCR_LSEMOD_Msk (0x1U << RCC_BDCR_LSEMOD_Pos) /*!< 0x00000008 */
10935 #define RCC_BDCR_LSEMOD RCC_BDCR_LSEMOD_Msk
10936
10937 #define RCC_BDCR_RTCSEL_Pos (8U)
10938 #define RCC_BDCR_RTCSEL_Msk (0x3U << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000300 */
10939 #define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk
10940 #define RCC_BDCR_RTCSEL_0 (0x1U << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000100 */
10941 #define RCC_BDCR_RTCSEL_1 (0x2U << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000200 */
10942
10943 #define RCC_BDCR_RTCEN_Pos (15U)
10944 #define RCC_BDCR_RTCEN_Msk (0x1U << RCC_BDCR_RTCEN_Pos) /*!< 0x00008000 */
10945 #define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk
10946 #define RCC_BDCR_BDRST_Pos (16U)
10947 #define RCC_BDCR_BDRST_Msk (0x1U << RCC_BDCR_BDRST_Pos) /*!< 0x00010000 */
10948 #define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk
10949
10950 /******************** Bit definition for RCC_CSR register *******************/
10951 #define RCC_CSR_LSION_Pos (0U)
10952 #define RCC_CSR_LSION_Msk (0x1U << RCC_CSR_LSION_Pos) /*!< 0x00000001 */
10953 #define RCC_CSR_LSION RCC_CSR_LSION_Msk
10954 #define RCC_CSR_LSIRDY_Pos (1U)
10955 #define RCC_CSR_LSIRDY_Msk (0x1U << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */
10956 #define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk
10957 #define RCC_CSR_RMVF_Pos (24U)
10958 #define RCC_CSR_RMVF_Msk (0x1U << RCC_CSR_RMVF_Pos) /*!< 0x01000000 */
10959 #define RCC_CSR_RMVF RCC_CSR_RMVF_Msk
10960 #define RCC_CSR_BORRSTF_Pos (25U)
10961 #define RCC_CSR_BORRSTF_Msk (0x1U << RCC_CSR_BORRSTF_Pos) /*!< 0x02000000 */
10962 #define RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk
10963 #define RCC_CSR_PINRSTF_Pos (26U)
10964 #define RCC_CSR_PINRSTF_Msk (0x1U << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
10965 #define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk
10966 #define RCC_CSR_PORRSTF_Pos (27U)
10967 #define RCC_CSR_PORRSTF_Msk (0x1U << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */
10968 #define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk
10969 #define RCC_CSR_SFTRSTF_Pos (28U)
10970 #define RCC_CSR_SFTRSTF_Msk (0x1U << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */
10971 #define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk
10972 #define RCC_CSR_IWDGRSTF_Pos (29U)
10973 #define RCC_CSR_IWDGRSTF_Msk (0x1U << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */
10974 #define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk
10975 #define RCC_CSR_WWDGRSTF_Pos (30U)
10976 #define RCC_CSR_WWDGRSTF_Msk (0x1U << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */
10977 #define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk
10978 #define RCC_CSR_LPWRRSTF_Pos (31U)
10979 #define RCC_CSR_LPWRRSTF_Msk (0x1U << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
10980 #define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk
10981 /* Legacy defines */
10982 #define RCC_CSR_PADRSTF RCC_CSR_PINRSTF
10983 #define RCC_CSR_WDGRSTF RCC_CSR_IWDGRSTF
10984
10985 /******************** Bit definition for RCC_SSCGR register *****************/
10986 #define RCC_SSCGR_MODPER_Pos (0U)
10987 #define RCC_SSCGR_MODPER_Msk (0x1FFFU << RCC_SSCGR_MODPER_Pos) /*!< 0x00001FFF */
10988 #define RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk
10989 #define RCC_SSCGR_INCSTEP_Pos (13U)
10990 #define RCC_SSCGR_INCSTEP_Msk (0x7FFFU << RCC_SSCGR_INCSTEP_Pos) /*!< 0x0FFFE000 */
10991 #define RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk
10992 #define RCC_SSCGR_SPREADSEL_Pos (30U)
10993 #define RCC_SSCGR_SPREADSEL_Msk (0x1U << RCC_SSCGR_SPREADSEL_Pos) /*!< 0x40000000 */
10994 #define RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk
10995 #define RCC_SSCGR_SSCGEN_Pos (31U)
10996 #define RCC_SSCGR_SSCGEN_Msk (0x1U << RCC_SSCGR_SSCGEN_Pos) /*!< 0x80000000 */
10997 #define RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk
10998
10999 /******************** Bit definition for RCC_PLLI2SCFGR register ************/
11000 #define RCC_PLLI2SCFGR_PLLI2SM_Pos (0U)
11001 #define RCC_PLLI2SCFGR_PLLI2SM_Msk (0x3FU << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x0000003F */
11002 #define RCC_PLLI2SCFGR_PLLI2SM RCC_PLLI2SCFGR_PLLI2SM_Msk
11003 #define RCC_PLLI2SCFGR_PLLI2SM_0 (0x01U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000001 */
11004 #define RCC_PLLI2SCFGR_PLLI2SM_1 (0x02U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000002 */
11005 #define RCC_PLLI2SCFGR_PLLI2SM_2 (0x04U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000004 */
11006 #define RCC_PLLI2SCFGR_PLLI2SM_3 (0x08U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000008 */
11007 #define RCC_PLLI2SCFGR_PLLI2SM_4 (0x10U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000010 */
11008 #define RCC_PLLI2SCFGR_PLLI2SM_5 (0x20U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000020 */
11009
11010 #define RCC_PLLI2SCFGR_PLLI2SN_Pos (6U)
11011 #define RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFU << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00007FC0 */
11012 #define RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk
11013 #define RCC_PLLI2SCFGR_PLLI2SN_0 (0x001U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000040 */
11014 #define RCC_PLLI2SCFGR_PLLI2SN_1 (0x002U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000080 */
11015 #define RCC_PLLI2SCFGR_PLLI2SN_2 (0x004U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000100 */
11016 #define RCC_PLLI2SCFGR_PLLI2SN_3 (0x008U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000200 */
11017 #define RCC_PLLI2SCFGR_PLLI2SN_4 (0x010U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000400 */
11018 #define RCC_PLLI2SCFGR_PLLI2SN_5 (0x020U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000800 */
11019 #define RCC_PLLI2SCFGR_PLLI2SN_6 (0x040U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00001000 */
11020 #define RCC_PLLI2SCFGR_PLLI2SN_7 (0x080U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00002000 */
11021 #define RCC_PLLI2SCFGR_PLLI2SN_8 (0x100U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00004000 */
11022
11023 #define RCC_PLLI2SCFGR_PLLI2SP_Pos (16U)
11024 #define RCC_PLLI2SCFGR_PLLI2SP_Msk (0x3U << RCC_PLLI2SCFGR_PLLI2SP_Pos) /*!< 0x00030000 */
11025 #define RCC_PLLI2SCFGR_PLLI2SP RCC_PLLI2SCFGR_PLLI2SP_Msk
11026 #define RCC_PLLI2SCFGR_PLLI2SP_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SP_Pos) /*!< 0x00010000 */
11027 #define RCC_PLLI2SCFGR_PLLI2SP_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SP_Pos) /*!< 0x00020000 */
11028 #define RCC_PLLI2SCFGR_PLLI2SQ_Pos (24U)
11029 #define RCC_PLLI2SCFGR_PLLI2SQ_Msk (0xFU << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x0F000000 */
11030 #define RCC_PLLI2SCFGR_PLLI2SQ RCC_PLLI2SCFGR_PLLI2SQ_Msk
11031 #define RCC_PLLI2SCFGR_PLLI2SQ_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x01000000 */
11032 #define RCC_PLLI2SCFGR_PLLI2SQ_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x02000000 */
11033 #define RCC_PLLI2SCFGR_PLLI2SQ_2 (0x4U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x04000000 */
11034 #define RCC_PLLI2SCFGR_PLLI2SQ_3 (0x8U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x08000000 */
11035 #define RCC_PLLI2SCFGR_PLLI2SR_Pos (28U)
11036 #define RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x70000000 */
11037 #define RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk
11038 #define RCC_PLLI2SCFGR_PLLI2SR_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x10000000 */
11039 #define RCC_PLLI2SCFGR_PLLI2SR_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x20000000 */
11040 #define RCC_PLLI2SCFGR_PLLI2SR_2 (0x4U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x40000000 */
11041
11042 /******************** Bit definition for RCC_PLLSAICFGR register ************/
11043 #define RCC_PLLSAICFGR_PLLSAIM_Pos (0U)
11044 #define RCC_PLLSAICFGR_PLLSAIM_Msk (0x3FU << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x0000003F */
11045 #define RCC_PLLSAICFGR_PLLSAIM RCC_PLLSAICFGR_PLLSAIM_Msk
11046 #define RCC_PLLSAICFGR_PLLSAIM_0 (0x01U << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x00000001 */
11047 #define RCC_PLLSAICFGR_PLLSAIM_1 (0x02U << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x00000002 */
11048 #define RCC_PLLSAICFGR_PLLSAIM_2 (0x04U << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x00000004 */
11049 #define RCC_PLLSAICFGR_PLLSAIM_3 (0x08U << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x00000008 */
11050 #define RCC_PLLSAICFGR_PLLSAIM_4 (0x10U << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x00000010 */
11051 #define RCC_PLLSAICFGR_PLLSAIM_5 (0x20U << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x00000020 */
11052 #define RCC_PLLSAICFGR_PLLSAIN_Pos (6U)
11053 #define RCC_PLLSAICFGR_PLLSAIN_Msk (0x1FFU << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00007FC0 */
11054 #define RCC_PLLSAICFGR_PLLSAIN RCC_PLLSAICFGR_PLLSAIN_Msk
11055 #define RCC_PLLSAICFGR_PLLSAIN_0 (0x001U << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000040 */
11056 #define RCC_PLLSAICFGR_PLLSAIN_1 (0x002U << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000080 */
11057 #define RCC_PLLSAICFGR_PLLSAIN_2 (0x004U << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000100 */
11058 #define RCC_PLLSAICFGR_PLLSAIN_3 (0x008U << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000200 */
11059 #define RCC_PLLSAICFGR_PLLSAIN_4 (0x010U << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000400 */
11060 #define RCC_PLLSAICFGR_PLLSAIN_5 (0x020U << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000800 */
11061 #define RCC_PLLSAICFGR_PLLSAIN_6 (0x040U << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00001000 */
11062 #define RCC_PLLSAICFGR_PLLSAIN_7 (0x080U << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00002000 */
11063 #define RCC_PLLSAICFGR_PLLSAIN_8 (0x100U << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00004000 */
11064
11065 #define RCC_PLLSAICFGR_PLLSAIP_Pos (16U)
11066 #define RCC_PLLSAICFGR_PLLSAIP_Msk (0x3U << RCC_PLLSAICFGR_PLLSAIP_Pos) /*!< 0x00030000 */
11067 #define RCC_PLLSAICFGR_PLLSAIP RCC_PLLSAICFGR_PLLSAIP_Msk
11068 #define RCC_PLLSAICFGR_PLLSAIP_0 (0x1U << RCC_PLLSAICFGR_PLLSAIP_Pos) /*!< 0x00010000 */
11069 #define RCC_PLLSAICFGR_PLLSAIP_1 (0x2U << RCC_PLLSAICFGR_PLLSAIP_Pos) /*!< 0x00020000 */
11070
11071 #define RCC_PLLSAICFGR_PLLSAIQ_Pos (24U)
11072 #define RCC_PLLSAICFGR_PLLSAIQ_Msk (0xFU << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x0F000000 */
11073 #define RCC_PLLSAICFGR_PLLSAIQ RCC_PLLSAICFGR_PLLSAIQ_Msk
11074 #define RCC_PLLSAICFGR_PLLSAIQ_0 (0x1U << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x01000000 */
11075 #define RCC_PLLSAICFGR_PLLSAIQ_1 (0x2U << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x02000000 */
11076 #define RCC_PLLSAICFGR_PLLSAIQ_2 (0x4U << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x04000000 */
11077 #define RCC_PLLSAICFGR_PLLSAIQ_3 (0x8U << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x08000000 */
11078
11079
11080 /******************** Bit definition for RCC_DCKCFGR register ***************/
11081 #define RCC_DCKCFGR_PLLI2SDIVQ_Pos (0U)
11082 #define RCC_DCKCFGR_PLLI2SDIVQ_Msk (0x1FU << RCC_DCKCFGR_PLLI2SDIVQ_Pos) /*!< 0x0000001F */
11083 #define RCC_DCKCFGR_PLLI2SDIVQ RCC_DCKCFGR_PLLI2SDIVQ_Msk
11084 #define RCC_DCKCFGR_PLLI2SDIVQ_0 (0x01U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) /*!< 0x00000001 */
11085 #define RCC_DCKCFGR_PLLI2SDIVQ_1 (0x02U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) /*!< 0x00000002 */
11086 #define RCC_DCKCFGR_PLLI2SDIVQ_2 (0x04U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) /*!< 0x00000004 */
11087 #define RCC_DCKCFGR_PLLI2SDIVQ_3 (0x08U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) /*!< 0x00000008 */
11088 #define RCC_DCKCFGR_PLLI2SDIVQ_4 (0x10U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) /*!< 0x00000010 */
11089
11090 #define RCC_DCKCFGR_PLLSAIDIVQ_Pos (8U)
11091 #define RCC_DCKCFGR_PLLSAIDIVQ_Msk (0x1FU << RCC_DCKCFGR_PLLSAIDIVQ_Pos) /*!< 0x00001F00 */
11092 #define RCC_DCKCFGR_PLLSAIDIVQ RCC_DCKCFGR_PLLSAIDIVQ_Msk
11093 #define RCC_DCKCFGR_PLLSAIDIVQ_0 (0x01U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) /*!< 0x00000100 */
11094 #define RCC_DCKCFGR_PLLSAIDIVQ_1 (0x02U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) /*!< 0x00000200 */
11095 #define RCC_DCKCFGR_PLLSAIDIVQ_2 (0x04U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) /*!< 0x00000400 */
11096 #define RCC_DCKCFGR_PLLSAIDIVQ_3 (0x08U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) /*!< 0x00000800 */
11097 #define RCC_DCKCFGR_PLLSAIDIVQ_4 (0x10U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) /*!< 0x00001000 */
11098 #define RCC_DCKCFGR_SAI1SRC_Pos (20U)
11099 #define RCC_DCKCFGR_SAI1SRC_Msk (0x3U << RCC_DCKCFGR_SAI1SRC_Pos) /*!< 0x00300000 */
11100 #define RCC_DCKCFGR_SAI1SRC RCC_DCKCFGR_SAI1SRC_Msk
11101 #define RCC_DCKCFGR_SAI1SRC_0 (0x1U << RCC_DCKCFGR_SAI1SRC_Pos) /*!< 0x00100000 */
11102 #define RCC_DCKCFGR_SAI1SRC_1 (0x2U << RCC_DCKCFGR_SAI1SRC_Pos) /*!< 0x00200000 */
11103 #define RCC_DCKCFGR_SAI2SRC_Pos (22U)
11104 #define RCC_DCKCFGR_SAI2SRC_Msk (0x3U << RCC_DCKCFGR_SAI2SRC_Pos) /*!< 0x00C00000 */
11105 #define RCC_DCKCFGR_SAI2SRC RCC_DCKCFGR_SAI2SRC_Msk
11106 #define RCC_DCKCFGR_SAI2SRC_0 (0x1U << RCC_DCKCFGR_SAI2SRC_Pos) /*!< 0x00400000 */
11107 #define RCC_DCKCFGR_SAI2SRC_1 (0x2U << RCC_DCKCFGR_SAI2SRC_Pos) /*!< 0x00800000 */
11108
11109 #define RCC_DCKCFGR_TIMPRE_Pos (24U)
11110 #define RCC_DCKCFGR_TIMPRE_Msk (0x1U << RCC_DCKCFGR_TIMPRE_Pos) /*!< 0x01000000 */
11111 #define RCC_DCKCFGR_TIMPRE RCC_DCKCFGR_TIMPRE_Msk
11112 #define RCC_DCKCFGR_I2S1SRC_Pos (25U)
11113 #define RCC_DCKCFGR_I2S1SRC_Msk (0x3U << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x06000000 */
11114 #define RCC_DCKCFGR_I2S1SRC RCC_DCKCFGR_I2S1SRC_Msk
11115 #define RCC_DCKCFGR_I2S1SRC_0 (0x1U << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x02000000 */
11116 #define RCC_DCKCFGR_I2S1SRC_1 (0x2U << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x04000000 */
11117
11118 #define RCC_DCKCFGR_I2S2SRC_Pos (27U)
11119 #define RCC_DCKCFGR_I2S2SRC_Msk (0x3U << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x18000000 */
11120 #define RCC_DCKCFGR_I2S2SRC RCC_DCKCFGR_I2S2SRC_Msk
11121 #define RCC_DCKCFGR_I2S2SRC_0 (0x1U << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x08000000 */
11122 #define RCC_DCKCFGR_I2S2SRC_1 (0x2U << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x10000000 */
11123
11124 /******************** Bit definition for RCC_CKGATENR register ***************/
11125 #define RCC_CKGATENR_AHB2APB1_CKEN_Pos (0U)
11126 #define RCC_CKGATENR_AHB2APB1_CKEN_Msk (0x1U << RCC_CKGATENR_AHB2APB1_CKEN_Pos) /*!< 0x00000001 */
11127 #define RCC_CKGATENR_AHB2APB1_CKEN RCC_CKGATENR_AHB2APB1_CKEN_Msk
11128 #define RCC_CKGATENR_AHB2APB2_CKEN_Pos (1U)
11129 #define RCC_CKGATENR_AHB2APB2_CKEN_Msk (0x1U << RCC_CKGATENR_AHB2APB2_CKEN_Pos) /*!< 0x00000002 */
11130 #define RCC_CKGATENR_AHB2APB2_CKEN RCC_CKGATENR_AHB2APB2_CKEN_Msk
11131 #define RCC_CKGATENR_CM4DBG_CKEN_Pos (2U)
11132 #define RCC_CKGATENR_CM4DBG_CKEN_Msk (0x1U << RCC_CKGATENR_CM4DBG_CKEN_Pos) /*!< 0x00000004 */
11133 #define RCC_CKGATENR_CM4DBG_CKEN RCC_CKGATENR_CM4DBG_CKEN_Msk
11134 #define RCC_CKGATENR_SPARE_CKEN_Pos (3U)
11135 #define RCC_CKGATENR_SPARE_CKEN_Msk (0x1U << RCC_CKGATENR_SPARE_CKEN_Pos) /*!< 0x00000008 */
11136 #define RCC_CKGATENR_SPARE_CKEN RCC_CKGATENR_SPARE_CKEN_Msk
11137 #define RCC_CKGATENR_SRAM_CKEN_Pos (4U)
11138 #define RCC_CKGATENR_SRAM_CKEN_Msk (0x1U << RCC_CKGATENR_SRAM_CKEN_Pos) /*!< 0x00000010 */
11139 #define RCC_CKGATENR_SRAM_CKEN RCC_CKGATENR_SRAM_CKEN_Msk
11140 #define RCC_CKGATENR_FLITF_CKEN_Pos (5U)
11141 #define RCC_CKGATENR_FLITF_CKEN_Msk (0x1U << RCC_CKGATENR_FLITF_CKEN_Pos) /*!< 0x00000020 */
11142 #define RCC_CKGATENR_FLITF_CKEN RCC_CKGATENR_FLITF_CKEN_Msk
11143 #define RCC_CKGATENR_RCC_CKEN_Pos (6U)
11144 #define RCC_CKGATENR_RCC_CKEN_Msk (0x1U << RCC_CKGATENR_RCC_CKEN_Pos) /*!< 0x00000040 */
11145 #define RCC_CKGATENR_RCC_CKEN RCC_CKGATENR_RCC_CKEN_Msk
11146
11147 /******************** Bit definition for RCC_DCKCFGR2 register ***************/
11148 #define RCC_DCKCFGR2_FMPI2C1SEL_Pos (22U)
11149 #define RCC_DCKCFGR2_FMPI2C1SEL_Msk (0x3U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00C00000 */
11150 #define RCC_DCKCFGR2_FMPI2C1SEL RCC_DCKCFGR2_FMPI2C1SEL_Msk
11151 #define RCC_DCKCFGR2_FMPI2C1SEL_0 (0x1U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00400000 */
11152 #define RCC_DCKCFGR2_FMPI2C1SEL_1 (0x2U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00800000 */
11153 #define RCC_DCKCFGR2_CECSEL_Pos (26U)
11154 #define RCC_DCKCFGR2_CECSEL_Msk (0x1U << RCC_DCKCFGR2_CECSEL_Pos) /*!< 0x04000000 */
11155 #define RCC_DCKCFGR2_CECSEL RCC_DCKCFGR2_CECSEL_Msk
11156 #define RCC_DCKCFGR2_CK48MSEL_Pos (27U)
11157 #define RCC_DCKCFGR2_CK48MSEL_Msk (0x1U << RCC_DCKCFGR2_CK48MSEL_Pos) /*!< 0x08000000 */
11158 #define RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_Msk
11159 #define RCC_DCKCFGR2_SDIOSEL_Pos (28U)
11160 #define RCC_DCKCFGR2_SDIOSEL_Msk (0x1U << RCC_DCKCFGR2_SDIOSEL_Pos) /*!< 0x10000000 */
11161 #define RCC_DCKCFGR2_SDIOSEL RCC_DCKCFGR2_SDIOSEL_Msk
11162 #define RCC_DCKCFGR2_SPDIFRXSEL_Pos (29U)
11163 #define RCC_DCKCFGR2_SPDIFRXSEL_Msk (0x1U << RCC_DCKCFGR2_SPDIFRXSEL_Pos) /*!< 0x20000000 */
11164 #define RCC_DCKCFGR2_SPDIFRXSEL RCC_DCKCFGR2_SPDIFRXSEL_Msk
11165
11166
11167 /******************************************************************************/
11168 /* */
11169 /* Real-Time Clock (RTC) */
11170 /* */
11171 /******************************************************************************/
11172 /*
11173 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
11174 */
11175 #define RTC_TAMPER2_SUPPORT /*!< TAMPER 2 feature support */
11176 #define RTC_AF2_SUPPORT /*!< RTC Alternate Function 2 mapping support */
11177 /******************** Bits definition for RTC_TR register *******************/
11178 #define RTC_TR_PM_Pos (22U)
11179 #define RTC_TR_PM_Msk (0x1U << RTC_TR_PM_Pos) /*!< 0x00400000 */
11180 #define RTC_TR_PM RTC_TR_PM_Msk
11181 #define RTC_TR_HT_Pos (20U)
11182 #define RTC_TR_HT_Msk (0x3U << RTC_TR_HT_Pos) /*!< 0x00300000 */
11183 #define RTC_TR_HT RTC_TR_HT_Msk
11184 #define RTC_TR_HT_0 (0x1U << RTC_TR_HT_Pos) /*!< 0x00100000 */
11185 #define RTC_TR_HT_1 (0x2U << RTC_TR_HT_Pos) /*!< 0x00200000 */
11186 #define RTC_TR_HU_Pos (16U)
11187 #define RTC_TR_HU_Msk (0xFU << RTC_TR_HU_Pos) /*!< 0x000F0000 */
11188 #define RTC_TR_HU RTC_TR_HU_Msk
11189 #define RTC_TR_HU_0 (0x1U << RTC_TR_HU_Pos) /*!< 0x00010000 */
11190 #define RTC_TR_HU_1 (0x2U << RTC_TR_HU_Pos) /*!< 0x00020000 */
11191 #define RTC_TR_HU_2 (0x4U << RTC_TR_HU_Pos) /*!< 0x00040000 */
11192 #define RTC_TR_HU_3 (0x8U << RTC_TR_HU_Pos) /*!< 0x00080000 */
11193 #define RTC_TR_MNT_Pos (12U)
11194 #define RTC_TR_MNT_Msk (0x7U << RTC_TR_MNT_Pos) /*!< 0x00007000 */
11195 #define RTC_TR_MNT RTC_TR_MNT_Msk
11196 #define RTC_TR_MNT_0 (0x1U << RTC_TR_MNT_Pos) /*!< 0x00001000 */
11197 #define RTC_TR_MNT_1 (0x2U << RTC_TR_MNT_Pos) /*!< 0x00002000 */
11198 #define RTC_TR_MNT_2 (0x4U << RTC_TR_MNT_Pos) /*!< 0x00004000 */
11199 #define RTC_TR_MNU_Pos (8U)
11200 #define RTC_TR_MNU_Msk (0xFU << RTC_TR_MNU_Pos) /*!< 0x00000F00 */
11201 #define RTC_TR_MNU RTC_TR_MNU_Msk
11202 #define RTC_TR_MNU_0 (0x1U << RTC_TR_MNU_Pos) /*!< 0x00000100 */
11203 #define RTC_TR_MNU_1 (0x2U << RTC_TR_MNU_Pos) /*!< 0x00000200 */
11204 #define RTC_TR_MNU_2 (0x4U << RTC_TR_MNU_Pos) /*!< 0x00000400 */
11205 #define RTC_TR_MNU_3 (0x8U << RTC_TR_MNU_Pos) /*!< 0x00000800 */
11206 #define RTC_TR_ST_Pos (4U)
11207 #define RTC_TR_ST_Msk (0x7U << RTC_TR_ST_Pos) /*!< 0x00000070 */
11208 #define RTC_TR_ST RTC_TR_ST_Msk
11209 #define RTC_TR_ST_0 (0x1U << RTC_TR_ST_Pos) /*!< 0x00000010 */
11210 #define RTC_TR_ST_1 (0x2U << RTC_TR_ST_Pos) /*!< 0x00000020 */
11211 #define RTC_TR_ST_2 (0x4U << RTC_TR_ST_Pos) /*!< 0x00000040 */
11212 #define RTC_TR_SU_Pos (0U)
11213 #define RTC_TR_SU_Msk (0xFU << RTC_TR_SU_Pos) /*!< 0x0000000F */
11214 #define RTC_TR_SU RTC_TR_SU_Msk
11215 #define RTC_TR_SU_0 (0x1U << RTC_TR_SU_Pos) /*!< 0x00000001 */
11216 #define RTC_TR_SU_1 (0x2U << RTC_TR_SU_Pos) /*!< 0x00000002 */
11217 #define RTC_TR_SU_2 (0x4U << RTC_TR_SU_Pos) /*!< 0x00000004 */
11218 #define RTC_TR_SU_3 (0x8U << RTC_TR_SU_Pos) /*!< 0x00000008 */
11219
11220 /******************** Bits definition for RTC_DR register *******************/
11221 #define RTC_DR_YT_Pos (20U)
11222 #define RTC_DR_YT_Msk (0xFU << RTC_DR_YT_Pos) /*!< 0x00F00000 */
11223 #define RTC_DR_YT RTC_DR_YT_Msk
11224 #define RTC_DR_YT_0 (0x1U << RTC_DR_YT_Pos) /*!< 0x00100000 */
11225 #define RTC_DR_YT_1 (0x2U << RTC_DR_YT_Pos) /*!< 0x00200000 */
11226 #define RTC_DR_YT_2 (0x4U << RTC_DR_YT_Pos) /*!< 0x00400000 */
11227 #define RTC_DR_YT_3 (0x8U << RTC_DR_YT_Pos) /*!< 0x00800000 */
11228 #define RTC_DR_YU_Pos (16U)
11229 #define RTC_DR_YU_Msk (0xFU << RTC_DR_YU_Pos) /*!< 0x000F0000 */
11230 #define RTC_DR_YU RTC_DR_YU_Msk
11231 #define RTC_DR_YU_0 (0x1U << RTC_DR_YU_Pos) /*!< 0x00010000 */
11232 #define RTC_DR_YU_1 (0x2U << RTC_DR_YU_Pos) /*!< 0x00020000 */
11233 #define RTC_DR_YU_2 (0x4U << RTC_DR_YU_Pos) /*!< 0x00040000 */
11234 #define RTC_DR_YU_3 (0x8U << RTC_DR_YU_Pos) /*!< 0x00080000 */
11235 #define RTC_DR_WDU_Pos (13U)
11236 #define RTC_DR_WDU_Msk (0x7U << RTC_DR_WDU_Pos) /*!< 0x0000E000 */
11237 #define RTC_DR_WDU RTC_DR_WDU_Msk
11238 #define RTC_DR_WDU_0 (0x1U << RTC_DR_WDU_Pos) /*!< 0x00002000 */
11239 #define RTC_DR_WDU_1 (0x2U << RTC_DR_WDU_Pos) /*!< 0x00004000 */
11240 #define RTC_DR_WDU_2 (0x4U << RTC_DR_WDU_Pos) /*!< 0x00008000 */
11241 #define RTC_DR_MT_Pos (12U)
11242 #define RTC_DR_MT_Msk (0x1U << RTC_DR_MT_Pos) /*!< 0x00001000 */
11243 #define RTC_DR_MT RTC_DR_MT_Msk
11244 #define RTC_DR_MU_Pos (8U)
11245 #define RTC_DR_MU_Msk (0xFU << RTC_DR_MU_Pos) /*!< 0x00000F00 */
11246 #define RTC_DR_MU RTC_DR_MU_Msk
11247 #define RTC_DR_MU_0 (0x1U << RTC_DR_MU_Pos) /*!< 0x00000100 */
11248 #define RTC_DR_MU_1 (0x2U << RTC_DR_MU_Pos) /*!< 0x00000200 */
11249 #define RTC_DR_MU_2 (0x4U << RTC_DR_MU_Pos) /*!< 0x00000400 */
11250 #define RTC_DR_MU_3 (0x8U << RTC_DR_MU_Pos) /*!< 0x00000800 */
11251 #define RTC_DR_DT_Pos (4U)
11252 #define RTC_DR_DT_Msk (0x3U << RTC_DR_DT_Pos) /*!< 0x00000030 */
11253 #define RTC_DR_DT RTC_DR_DT_Msk
11254 #define RTC_DR_DT_0 (0x1U << RTC_DR_DT_Pos) /*!< 0x00000010 */
11255 #define RTC_DR_DT_1 (0x2U << RTC_DR_DT_Pos) /*!< 0x00000020 */
11256 #define RTC_DR_DU_Pos (0U)
11257 #define RTC_DR_DU_Msk (0xFU << RTC_DR_DU_Pos) /*!< 0x0000000F */
11258 #define RTC_DR_DU RTC_DR_DU_Msk
11259 #define RTC_DR_DU_0 (0x1U << RTC_DR_DU_Pos) /*!< 0x00000001 */
11260 #define RTC_DR_DU_1 (0x2U << RTC_DR_DU_Pos) /*!< 0x00000002 */
11261 #define RTC_DR_DU_2 (0x4U << RTC_DR_DU_Pos) /*!< 0x00000004 */
11262 #define RTC_DR_DU_3 (0x8U << RTC_DR_DU_Pos) /*!< 0x00000008 */
11263
11264 /******************** Bits definition for RTC_CR register *******************/
11265 #define RTC_CR_COE_Pos (23U)
11266 #define RTC_CR_COE_Msk (0x1U << RTC_CR_COE_Pos) /*!< 0x00800000 */
11267 #define RTC_CR_COE RTC_CR_COE_Msk
11268 #define RTC_CR_OSEL_Pos (21U)
11269 #define RTC_CR_OSEL_Msk (0x3U << RTC_CR_OSEL_Pos) /*!< 0x00600000 */
11270 #define RTC_CR_OSEL RTC_CR_OSEL_Msk
11271 #define RTC_CR_OSEL_0 (0x1U << RTC_CR_OSEL_Pos) /*!< 0x00200000 */
11272 #define RTC_CR_OSEL_1 (0x2U << RTC_CR_OSEL_Pos) /*!< 0x00400000 */
11273 #define RTC_CR_POL_Pos (20U)
11274 #define RTC_CR_POL_Msk (0x1U << RTC_CR_POL_Pos) /*!< 0x00100000 */
11275 #define RTC_CR_POL RTC_CR_POL_Msk
11276 #define RTC_CR_COSEL_Pos (19U)
11277 #define RTC_CR_COSEL_Msk (0x1U << RTC_CR_COSEL_Pos) /*!< 0x00080000 */
11278 #define RTC_CR_COSEL RTC_CR_COSEL_Msk
11279 #define RTC_CR_BKP_Pos (18U)
11280 #define RTC_CR_BKP_Msk (0x1U << RTC_CR_BKP_Pos) /*!< 0x00040000 */
11281 #define RTC_CR_BKP RTC_CR_BKP_Msk
11282 #define RTC_CR_SUB1H_Pos (17U)
11283 #define RTC_CR_SUB1H_Msk (0x1U << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */
11284 #define RTC_CR_SUB1H RTC_CR_SUB1H_Msk
11285 #define RTC_CR_ADD1H_Pos (16U)
11286 #define RTC_CR_ADD1H_Msk (0x1U << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */
11287 #define RTC_CR_ADD1H RTC_CR_ADD1H_Msk
11288 #define RTC_CR_TSIE_Pos (15U)
11289 #define RTC_CR_TSIE_Msk (0x1U << RTC_CR_TSIE_Pos) /*!< 0x00008000 */
11290 #define RTC_CR_TSIE RTC_CR_TSIE_Msk
11291 #define RTC_CR_WUTIE_Pos (14U)
11292 #define RTC_CR_WUTIE_Msk (0x1U << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */
11293 #define RTC_CR_WUTIE RTC_CR_WUTIE_Msk
11294 #define RTC_CR_ALRBIE_Pos (13U)
11295 #define RTC_CR_ALRBIE_Msk (0x1U << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */
11296 #define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk
11297 #define RTC_CR_ALRAIE_Pos (12U)
11298 #define RTC_CR_ALRAIE_Msk (0x1U << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */
11299 #define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk
11300 #define RTC_CR_TSE_Pos (11U)
11301 #define RTC_CR_TSE_Msk (0x1U << RTC_CR_TSE_Pos) /*!< 0x00000800 */
11302 #define RTC_CR_TSE RTC_CR_TSE_Msk
11303 #define RTC_CR_WUTE_Pos (10U)
11304 #define RTC_CR_WUTE_Msk (0x1U << RTC_CR_WUTE_Pos) /*!< 0x00000400 */
11305 #define RTC_CR_WUTE RTC_CR_WUTE_Msk
11306 #define RTC_CR_ALRBE_Pos (9U)
11307 #define RTC_CR_ALRBE_Msk (0x1U << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */
11308 #define RTC_CR_ALRBE RTC_CR_ALRBE_Msk
11309 #define RTC_CR_ALRAE_Pos (8U)
11310 #define RTC_CR_ALRAE_Msk (0x1U << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */
11311 #define RTC_CR_ALRAE RTC_CR_ALRAE_Msk
11312 #define RTC_CR_DCE_Pos (7U)
11313 #define RTC_CR_DCE_Msk (0x1U << RTC_CR_DCE_Pos) /*!< 0x00000080 */
11314 #define RTC_CR_DCE RTC_CR_DCE_Msk
11315 #define RTC_CR_FMT_Pos (6U)
11316 #define RTC_CR_FMT_Msk (0x1U << RTC_CR_FMT_Pos) /*!< 0x00000040 */
11317 #define RTC_CR_FMT RTC_CR_FMT_Msk
11318 #define RTC_CR_BYPSHAD_Pos (5U)
11319 #define RTC_CR_BYPSHAD_Msk (0x1U << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */
11320 #define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk
11321 #define RTC_CR_REFCKON_Pos (4U)
11322 #define RTC_CR_REFCKON_Msk (0x1U << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */
11323 #define RTC_CR_REFCKON RTC_CR_REFCKON_Msk
11324 #define RTC_CR_TSEDGE_Pos (3U)
11325 #define RTC_CR_TSEDGE_Msk (0x1U << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */
11326 #define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk
11327 #define RTC_CR_WUCKSEL_Pos (0U)
11328 #define RTC_CR_WUCKSEL_Msk (0x7U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */
11329 #define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk
11330 #define RTC_CR_WUCKSEL_0 (0x1U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */
11331 #define RTC_CR_WUCKSEL_1 (0x2U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */
11332 #define RTC_CR_WUCKSEL_2 (0x4U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */
11333
11334 /* Legacy defines */
11335 #define RTC_CR_BCK RTC_CR_BKP
11336
11337 /******************** Bits definition for RTC_ISR register ******************/
11338 #define RTC_ISR_RECALPF_Pos (16U)
11339 #define RTC_ISR_RECALPF_Msk (0x1U << RTC_ISR_RECALPF_Pos) /*!< 0x00010000 */
11340 #define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk
11341 #define RTC_ISR_TAMP1F_Pos (13U)
11342 #define RTC_ISR_TAMP1F_Msk (0x1U << RTC_ISR_TAMP1F_Pos) /*!< 0x00002000 */
11343 #define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk
11344 #define RTC_ISR_TAMP2F_Pos (14U)
11345 #define RTC_ISR_TAMP2F_Msk (0x1U << RTC_ISR_TAMP2F_Pos) /*!< 0x00004000 */
11346 #define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk
11347 #define RTC_ISR_TSOVF_Pos (12U)
11348 #define RTC_ISR_TSOVF_Msk (0x1U << RTC_ISR_TSOVF_Pos) /*!< 0x00001000 */
11349 #define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk
11350 #define RTC_ISR_TSF_Pos (11U)
11351 #define RTC_ISR_TSF_Msk (0x1U << RTC_ISR_TSF_Pos) /*!< 0x00000800 */
11352 #define RTC_ISR_TSF RTC_ISR_TSF_Msk
11353 #define RTC_ISR_WUTF_Pos (10U)
11354 #define RTC_ISR_WUTF_Msk (0x1U << RTC_ISR_WUTF_Pos) /*!< 0x00000400 */
11355 #define RTC_ISR_WUTF RTC_ISR_WUTF_Msk
11356 #define RTC_ISR_ALRBF_Pos (9U)
11357 #define RTC_ISR_ALRBF_Msk (0x1U << RTC_ISR_ALRBF_Pos) /*!< 0x00000200 */
11358 #define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk
11359 #define RTC_ISR_ALRAF_Pos (8U)
11360 #define RTC_ISR_ALRAF_Msk (0x1U << RTC_ISR_ALRAF_Pos) /*!< 0x00000100 */
11361 #define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk
11362 #define RTC_ISR_INIT_Pos (7U)
11363 #define RTC_ISR_INIT_Msk (0x1U << RTC_ISR_INIT_Pos) /*!< 0x00000080 */
11364 #define RTC_ISR_INIT RTC_ISR_INIT_Msk
11365 #define RTC_ISR_INITF_Pos (6U)
11366 #define RTC_ISR_INITF_Msk (0x1U << RTC_ISR_INITF_Pos) /*!< 0x00000040 */
11367 #define RTC_ISR_INITF RTC_ISR_INITF_Msk
11368 #define RTC_ISR_RSF_Pos (5U)
11369 #define RTC_ISR_RSF_Msk (0x1U << RTC_ISR_RSF_Pos) /*!< 0x00000020 */
11370 #define RTC_ISR_RSF RTC_ISR_RSF_Msk
11371 #define RTC_ISR_INITS_Pos (4U)
11372 #define RTC_ISR_INITS_Msk (0x1U << RTC_ISR_INITS_Pos) /*!< 0x00000010 */
11373 #define RTC_ISR_INITS RTC_ISR_INITS_Msk
11374 #define RTC_ISR_SHPF_Pos (3U)
11375 #define RTC_ISR_SHPF_Msk (0x1U << RTC_ISR_SHPF_Pos) /*!< 0x00000008 */
11376 #define RTC_ISR_SHPF RTC_ISR_SHPF_Msk
11377 #define RTC_ISR_WUTWF_Pos (2U)
11378 #define RTC_ISR_WUTWF_Msk (0x1U << RTC_ISR_WUTWF_Pos) /*!< 0x00000004 */
11379 #define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk
11380 #define RTC_ISR_ALRBWF_Pos (1U)
11381 #define RTC_ISR_ALRBWF_Msk (0x1U << RTC_ISR_ALRBWF_Pos) /*!< 0x00000002 */
11382 #define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk
11383 #define RTC_ISR_ALRAWF_Pos (0U)
11384 #define RTC_ISR_ALRAWF_Msk (0x1U << RTC_ISR_ALRAWF_Pos) /*!< 0x00000001 */
11385 #define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk
11386
11387 /******************** Bits definition for RTC_PRER register *****************/
11388 #define RTC_PRER_PREDIV_A_Pos (16U)
11389 #define RTC_PRER_PREDIV_A_Msk (0x7FU << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */
11390 #define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk
11391 #define RTC_PRER_PREDIV_S_Pos (0U)
11392 #define RTC_PRER_PREDIV_S_Msk (0x7FFFU << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */
11393 #define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk
11394
11395 /******************** Bits definition for RTC_WUTR register *****************/
11396 #define RTC_WUTR_WUT_Pos (0U)
11397 #define RTC_WUTR_WUT_Msk (0xFFFFU << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */
11398 #define RTC_WUTR_WUT RTC_WUTR_WUT_Msk
11399
11400 /******************** Bits definition for RTC_CALIBR register ***************/
11401 #define RTC_CALIBR_DCS_Pos (7U)
11402 #define RTC_CALIBR_DCS_Msk (0x1U << RTC_CALIBR_DCS_Pos) /*!< 0x00000080 */
11403 #define RTC_CALIBR_DCS RTC_CALIBR_DCS_Msk
11404 #define RTC_CALIBR_DC_Pos (0U)
11405 #define RTC_CALIBR_DC_Msk (0x1FU << RTC_CALIBR_DC_Pos) /*!< 0x0000001F */
11406 #define RTC_CALIBR_DC RTC_CALIBR_DC_Msk
11407
11408 /******************** Bits definition for RTC_ALRMAR register ***************/
11409 #define RTC_ALRMAR_MSK4_Pos (31U)
11410 #define RTC_ALRMAR_MSK4_Msk (0x1U << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */
11411 #define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk
11412 #define RTC_ALRMAR_WDSEL_Pos (30U)
11413 #define RTC_ALRMAR_WDSEL_Msk (0x1U << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */
11414 #define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk
11415 #define RTC_ALRMAR_DT_Pos (28U)
11416 #define RTC_ALRMAR_DT_Msk (0x3U << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */
11417 #define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk
11418 #define RTC_ALRMAR_DT_0 (0x1U << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */
11419 #define RTC_ALRMAR_DT_1 (0x2U << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */
11420 #define RTC_ALRMAR_DU_Pos (24U)
11421 #define RTC_ALRMAR_DU_Msk (0xFU << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */
11422 #define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk
11423 #define RTC_ALRMAR_DU_0 (0x1U << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */
11424 #define RTC_ALRMAR_DU_1 (0x2U << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */
11425 #define RTC_ALRMAR_DU_2 (0x4U << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */
11426 #define RTC_ALRMAR_DU_3 (0x8U << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */
11427 #define RTC_ALRMAR_MSK3_Pos (23U)
11428 #define RTC_ALRMAR_MSK3_Msk (0x1U << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */
11429 #define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk
11430 #define RTC_ALRMAR_PM_Pos (22U)
11431 #define RTC_ALRMAR_PM_Msk (0x1U << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */
11432 #define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk
11433 #define RTC_ALRMAR_HT_Pos (20U)
11434 #define RTC_ALRMAR_HT_Msk (0x3U << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */
11435 #define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk
11436 #define RTC_ALRMAR_HT_0 (0x1U << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */
11437 #define RTC_ALRMAR_HT_1 (0x2U << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */
11438 #define RTC_ALRMAR_HU_Pos (16U)
11439 #define RTC_ALRMAR_HU_Msk (0xFU << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */
11440 #define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk
11441 #define RTC_ALRMAR_HU_0 (0x1U << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */
11442 #define RTC_ALRMAR_HU_1 (0x2U << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */
11443 #define RTC_ALRMAR_HU_2 (0x4U << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */
11444 #define RTC_ALRMAR_HU_3 (0x8U << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */
11445 #define RTC_ALRMAR_MSK2_Pos (15U)
11446 #define RTC_ALRMAR_MSK2_Msk (0x1U << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */
11447 #define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk
11448 #define RTC_ALRMAR_MNT_Pos (12U)
11449 #define RTC_ALRMAR_MNT_Msk (0x7U << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */
11450 #define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk
11451 #define RTC_ALRMAR_MNT_0 (0x1U << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */
11452 #define RTC_ALRMAR_MNT_1 (0x2U << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */
11453 #define RTC_ALRMAR_MNT_2 (0x4U << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */
11454 #define RTC_ALRMAR_MNU_Pos (8U)
11455 #define RTC_ALRMAR_MNU_Msk (0xFU << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */
11456 #define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk
11457 #define RTC_ALRMAR_MNU_0 (0x1U << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */
11458 #define RTC_ALRMAR_MNU_1 (0x2U << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */
11459 #define RTC_ALRMAR_MNU_2 (0x4U << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */
11460 #define RTC_ALRMAR_MNU_3 (0x8U << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */
11461 #define RTC_ALRMAR_MSK1_Pos (7U)
11462 #define RTC_ALRMAR_MSK1_Msk (0x1U << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */
11463 #define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk
11464 #define RTC_ALRMAR_ST_Pos (4U)
11465 #define RTC_ALRMAR_ST_Msk (0x7U << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */
11466 #define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk
11467 #define RTC_ALRMAR_ST_0 (0x1U << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */
11468 #define RTC_ALRMAR_ST_1 (0x2U << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */
11469 #define RTC_ALRMAR_ST_2 (0x4U << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */
11470 #define RTC_ALRMAR_SU_Pos (0U)
11471 #define RTC_ALRMAR_SU_Msk (0xFU << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */
11472 #define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk
11473 #define RTC_ALRMAR_SU_0 (0x1U << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */
11474 #define RTC_ALRMAR_SU_1 (0x2U << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */
11475 #define RTC_ALRMAR_SU_2 (0x4U << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */
11476 #define RTC_ALRMAR_SU_3 (0x8U << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */
11477
11478 /******************** Bits definition for RTC_ALRMBR register ***************/
11479 #define RTC_ALRMBR_MSK4_Pos (31U)
11480 #define RTC_ALRMBR_MSK4_Msk (0x1U << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */
11481 #define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk
11482 #define RTC_ALRMBR_WDSEL_Pos (30U)
11483 #define RTC_ALRMBR_WDSEL_Msk (0x1U << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */
11484 #define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk
11485 #define RTC_ALRMBR_DT_Pos (28U)
11486 #define RTC_ALRMBR_DT_Msk (0x3U << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */
11487 #define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk
11488 #define RTC_ALRMBR_DT_0 (0x1U << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */
11489 #define RTC_ALRMBR_DT_1 (0x2U << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */
11490 #define RTC_ALRMBR_DU_Pos (24U)
11491 #define RTC_ALRMBR_DU_Msk (0xFU << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */
11492 #define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk
11493 #define RTC_ALRMBR_DU_0 (0x1U << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */
11494 #define RTC_ALRMBR_DU_1 (0x2U << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */
11495 #define RTC_ALRMBR_DU_2 (0x4U << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */
11496 #define RTC_ALRMBR_DU_3 (0x8U << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */
11497 #define RTC_ALRMBR_MSK3_Pos (23U)
11498 #define RTC_ALRMBR_MSK3_Msk (0x1U << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */
11499 #define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk
11500 #define RTC_ALRMBR_PM_Pos (22U)
11501 #define RTC_ALRMBR_PM_Msk (0x1U << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */
11502 #define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk
11503 #define RTC_ALRMBR_HT_Pos (20U)
11504 #define RTC_ALRMBR_HT_Msk (0x3U << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */
11505 #define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk
11506 #define RTC_ALRMBR_HT_0 (0x1U << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */
11507 #define RTC_ALRMBR_HT_1 (0x2U << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */
11508 #define RTC_ALRMBR_HU_Pos (16U)
11509 #define RTC_ALRMBR_HU_Msk (0xFU << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */
11510 #define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk
11511 #define RTC_ALRMBR_HU_0 (0x1U << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */
11512 #define RTC_ALRMBR_HU_1 (0x2U << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */
11513 #define RTC_ALRMBR_HU_2 (0x4U << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */
11514 #define RTC_ALRMBR_HU_3 (0x8U << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */
11515 #define RTC_ALRMBR_MSK2_Pos (15U)
11516 #define RTC_ALRMBR_MSK2_Msk (0x1U << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */
11517 #define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk
11518 #define RTC_ALRMBR_MNT_Pos (12U)
11519 #define RTC_ALRMBR_MNT_Msk (0x7U << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */
11520 #define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk
11521 #define RTC_ALRMBR_MNT_0 (0x1U << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */
11522 #define RTC_ALRMBR_MNT_1 (0x2U << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */
11523 #define RTC_ALRMBR_MNT_2 (0x4U << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */
11524 #define RTC_ALRMBR_MNU_Pos (8U)
11525 #define RTC_ALRMBR_MNU_Msk (0xFU << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */
11526 #define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk
11527 #define RTC_ALRMBR_MNU_0 (0x1U << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */
11528 #define RTC_ALRMBR_MNU_1 (0x2U << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */
11529 #define RTC_ALRMBR_MNU_2 (0x4U << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */
11530 #define RTC_ALRMBR_MNU_3 (0x8U << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */
11531 #define RTC_ALRMBR_MSK1_Pos (7U)
11532 #define RTC_ALRMBR_MSK1_Msk (0x1U << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */
11533 #define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk
11534 #define RTC_ALRMBR_ST_Pos (4U)
11535 #define RTC_ALRMBR_ST_Msk (0x7U << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */
11536 #define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk
11537 #define RTC_ALRMBR_ST_0 (0x1U << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */
11538 #define RTC_ALRMBR_ST_1 (0x2U << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */
11539 #define RTC_ALRMBR_ST_2 (0x4U << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */
11540 #define RTC_ALRMBR_SU_Pos (0U)
11541 #define RTC_ALRMBR_SU_Msk (0xFU << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */
11542 #define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk
11543 #define RTC_ALRMBR_SU_0 (0x1U << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */
11544 #define RTC_ALRMBR_SU_1 (0x2U << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */
11545 #define RTC_ALRMBR_SU_2 (0x4U << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */
11546 #define RTC_ALRMBR_SU_3 (0x8U << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */
11547
11548 /******************** Bits definition for RTC_WPR register ******************/
11549 #define RTC_WPR_KEY_Pos (0U)
11550 #define RTC_WPR_KEY_Msk (0xFFU << RTC_WPR_KEY_Pos) /*!< 0x000000FF */
11551 #define RTC_WPR_KEY RTC_WPR_KEY_Msk
11552
11553 /******************** Bits definition for RTC_SSR register ******************/
11554 #define RTC_SSR_SS_Pos (0U)
11555 #define RTC_SSR_SS_Msk (0xFFFFU << RTC_SSR_SS_Pos) /*!< 0x0000FFFF */
11556 #define RTC_SSR_SS RTC_SSR_SS_Msk
11557
11558 /******************** Bits definition for RTC_SHIFTR register ***************/
11559 #define RTC_SHIFTR_SUBFS_Pos (0U)
11560 #define RTC_SHIFTR_SUBFS_Msk (0x7FFFU << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */
11561 #define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk
11562 #define RTC_SHIFTR_ADD1S_Pos (31U)
11563 #define RTC_SHIFTR_ADD1S_Msk (0x1U << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */
11564 #define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk
11565
11566 /******************** Bits definition for RTC_TSTR register *****************/
11567 #define RTC_TSTR_PM_Pos (22U)
11568 #define RTC_TSTR_PM_Msk (0x1U << RTC_TSTR_PM_Pos) /*!< 0x00400000 */
11569 #define RTC_TSTR_PM RTC_TSTR_PM_Msk
11570 #define RTC_TSTR_HT_Pos (20U)
11571 #define RTC_TSTR_HT_Msk (0x3U << RTC_TSTR_HT_Pos) /*!< 0x00300000 */
11572 #define RTC_TSTR_HT RTC_TSTR_HT_Msk
11573 #define RTC_TSTR_HT_0 (0x1U << RTC_TSTR_HT_Pos) /*!< 0x00100000 */
11574 #define RTC_TSTR_HT_1 (0x2U << RTC_TSTR_HT_Pos) /*!< 0x00200000 */
11575 #define RTC_TSTR_HU_Pos (16U)
11576 #define RTC_TSTR_HU_Msk (0xFU << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */
11577 #define RTC_TSTR_HU RTC_TSTR_HU_Msk
11578 #define RTC_TSTR_HU_0 (0x1U << RTC_TSTR_HU_Pos) /*!< 0x00010000 */
11579 #define RTC_TSTR_HU_1 (0x2U << RTC_TSTR_HU_Pos) /*!< 0x00020000 */
11580 #define RTC_TSTR_HU_2 (0x4U << RTC_TSTR_HU_Pos) /*!< 0x00040000 */
11581 #define RTC_TSTR_HU_3 (0x8U << RTC_TSTR_HU_Pos) /*!< 0x00080000 */
11582 #define RTC_TSTR_MNT_Pos (12U)
11583 #define RTC_TSTR_MNT_Msk (0x7U << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */
11584 #define RTC_TSTR_MNT RTC_TSTR_MNT_Msk
11585 #define RTC_TSTR_MNT_0 (0x1U << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */
11586 #define RTC_TSTR_MNT_1 (0x2U << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */
11587 #define RTC_TSTR_MNT_2 (0x4U << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */
11588 #define RTC_TSTR_MNU_Pos (8U)
11589 #define RTC_TSTR_MNU_Msk (0xFU << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */
11590 #define RTC_TSTR_MNU RTC_TSTR_MNU_Msk
11591 #define RTC_TSTR_MNU_0 (0x1U << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */
11592 #define RTC_TSTR_MNU_1 (0x2U << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */
11593 #define RTC_TSTR_MNU_2 (0x4U << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */
11594 #define RTC_TSTR_MNU_3 (0x8U << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */
11595 #define RTC_TSTR_ST_Pos (4U)
11596 #define RTC_TSTR_ST_Msk (0x7U << RTC_TSTR_ST_Pos) /*!< 0x00000070 */
11597 #define RTC_TSTR_ST RTC_TSTR_ST_Msk
11598 #define RTC_TSTR_ST_0 (0x1U << RTC_TSTR_ST_Pos) /*!< 0x00000010 */
11599 #define RTC_TSTR_ST_1 (0x2U << RTC_TSTR_ST_Pos) /*!< 0x00000020 */
11600 #define RTC_TSTR_ST_2 (0x4U << RTC_TSTR_ST_Pos) /*!< 0x00000040 */
11601 #define RTC_TSTR_SU_Pos (0U)
11602 #define RTC_TSTR_SU_Msk (0xFU << RTC_TSTR_SU_Pos) /*!< 0x0000000F */
11603 #define RTC_TSTR_SU RTC_TSTR_SU_Msk
11604 #define RTC_TSTR_SU_0 (0x1U << RTC_TSTR_SU_Pos) /*!< 0x00000001 */
11605 #define RTC_TSTR_SU_1 (0x2U << RTC_TSTR_SU_Pos) /*!< 0x00000002 */
11606 #define RTC_TSTR_SU_2 (0x4U << RTC_TSTR_SU_Pos) /*!< 0x00000004 */
11607 #define RTC_TSTR_SU_3 (0x8U << RTC_TSTR_SU_Pos) /*!< 0x00000008 */
11608
11609 /******************** Bits definition for RTC_TSDR register *****************/
11610 #define RTC_TSDR_WDU_Pos (13U)
11611 #define RTC_TSDR_WDU_Msk (0x7U << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */
11612 #define RTC_TSDR_WDU RTC_TSDR_WDU_Msk
11613 #define RTC_TSDR_WDU_0 (0x1U << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */
11614 #define RTC_TSDR_WDU_1 (0x2U << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */
11615 #define RTC_TSDR_WDU_2 (0x4U << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */
11616 #define RTC_TSDR_MT_Pos (12U)
11617 #define RTC_TSDR_MT_Msk (0x1U << RTC_TSDR_MT_Pos) /*!< 0x00001000 */
11618 #define RTC_TSDR_MT RTC_TSDR_MT_Msk
11619 #define RTC_TSDR_MU_Pos (8U)
11620 #define RTC_TSDR_MU_Msk (0xFU << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */
11621 #define RTC_TSDR_MU RTC_TSDR_MU_Msk
11622 #define RTC_TSDR_MU_0 (0x1U << RTC_TSDR_MU_Pos) /*!< 0x00000100 */
11623 #define RTC_TSDR_MU_1 (0x2U << RTC_TSDR_MU_Pos) /*!< 0x00000200 */
11624 #define RTC_TSDR_MU_2 (0x4U << RTC_TSDR_MU_Pos) /*!< 0x00000400 */
11625 #define RTC_TSDR_MU_3 (0x8U << RTC_TSDR_MU_Pos) /*!< 0x00000800 */
11626 #define RTC_TSDR_DT_Pos (4U)
11627 #define RTC_TSDR_DT_Msk (0x3U << RTC_TSDR_DT_Pos) /*!< 0x00000030 */
11628 #define RTC_TSDR_DT RTC_TSDR_DT_Msk
11629 #define RTC_TSDR_DT_0 (0x1U << RTC_TSDR_DT_Pos) /*!< 0x00000010 */
11630 #define RTC_TSDR_DT_1 (0x2U << RTC_TSDR_DT_Pos) /*!< 0x00000020 */
11631 #define RTC_TSDR_DU_Pos (0U)
11632 #define RTC_TSDR_DU_Msk (0xFU << RTC_TSDR_DU_Pos) /*!< 0x0000000F */
11633 #define RTC_TSDR_DU RTC_TSDR_DU_Msk
11634 #define RTC_TSDR_DU_0 (0x1U << RTC_TSDR_DU_Pos) /*!< 0x00000001 */
11635 #define RTC_TSDR_DU_1 (0x2U << RTC_TSDR_DU_Pos) /*!< 0x00000002 */
11636 #define RTC_TSDR_DU_2 (0x4U << RTC_TSDR_DU_Pos) /*!< 0x00000004 */
11637 #define RTC_TSDR_DU_3 (0x8U << RTC_TSDR_DU_Pos) /*!< 0x00000008 */
11638
11639 /******************** Bits definition for RTC_TSSSR register ****************/
11640 #define RTC_TSSSR_SS_Pos (0U)
11641 #define RTC_TSSSR_SS_Msk (0xFFFFU << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */
11642 #define RTC_TSSSR_SS RTC_TSSSR_SS_Msk
11643
11644 /******************** Bits definition for RTC_CAL register *****************/
11645 #define RTC_CALR_CALP_Pos (15U)
11646 #define RTC_CALR_CALP_Msk (0x1U << RTC_CALR_CALP_Pos) /*!< 0x00008000 */
11647 #define RTC_CALR_CALP RTC_CALR_CALP_Msk
11648 #define RTC_CALR_CALW8_Pos (14U)
11649 #define RTC_CALR_CALW8_Msk (0x1U << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */
11650 #define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk
11651 #define RTC_CALR_CALW16_Pos (13U)
11652 #define RTC_CALR_CALW16_Msk (0x1U << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */
11653 #define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk
11654 #define RTC_CALR_CALM_Pos (0U)
11655 #define RTC_CALR_CALM_Msk (0x1FFU << RTC_CALR_CALM_Pos) /*!< 0x000001FF */
11656 #define RTC_CALR_CALM RTC_CALR_CALM_Msk
11657 #define RTC_CALR_CALM_0 (0x001U << RTC_CALR_CALM_Pos) /*!< 0x00000001 */
11658 #define RTC_CALR_CALM_1 (0x002U << RTC_CALR_CALM_Pos) /*!< 0x00000002 */
11659 #define RTC_CALR_CALM_2 (0x004U << RTC_CALR_CALM_Pos) /*!< 0x00000004 */
11660 #define RTC_CALR_CALM_3 (0x008U << RTC_CALR_CALM_Pos) /*!< 0x00000008 */
11661 #define RTC_CALR_CALM_4 (0x010U << RTC_CALR_CALM_Pos) /*!< 0x00000010 */
11662 #define RTC_CALR_CALM_5 (0x020U << RTC_CALR_CALM_Pos) /*!< 0x00000020 */
11663 #define RTC_CALR_CALM_6 (0x040U << RTC_CALR_CALM_Pos) /*!< 0x00000040 */
11664 #define RTC_CALR_CALM_7 (0x080U << RTC_CALR_CALM_Pos) /*!< 0x00000080 */
11665 #define RTC_CALR_CALM_8 (0x100U << RTC_CALR_CALM_Pos) /*!< 0x00000100 */
11666
11667 /******************** Bits definition for RTC_TAFCR register ****************/
11668 #define RTC_TAFCR_ALARMOUTTYPE_Pos (18U)
11669 #define RTC_TAFCR_ALARMOUTTYPE_Msk (0x1U << RTC_TAFCR_ALARMOUTTYPE_Pos) /*!< 0x00040000 */
11670 #define RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE_Msk
11671 #define RTC_TAFCR_TSINSEL_Pos (17U)
11672 #define RTC_TAFCR_TSINSEL_Msk (0x1U << RTC_TAFCR_TSINSEL_Pos) /*!< 0x00020000 */
11673 #define RTC_TAFCR_TSINSEL RTC_TAFCR_TSINSEL_Msk
11674 #define RTC_TAFCR_TAMP1INSEL_Pos (16U)
11675 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1U << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
11676 #define RTC_TAFCR_TAMP1INSEL RTC_TAFCR_TAMP1INSEL_Msk
11677 #define RTC_TAFCR_TAMPPUDIS_Pos (15U)
11678 #define RTC_TAFCR_TAMPPUDIS_Msk (0x1U << RTC_TAFCR_TAMPPUDIS_Pos) /*!< 0x00008000 */
11679 #define RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk
11680 #define RTC_TAFCR_TAMPPRCH_Pos (13U)
11681 #define RTC_TAFCR_TAMPPRCH_Msk (0x3U << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00006000 */
11682 #define RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk
11683 #define RTC_TAFCR_TAMPPRCH_0 (0x1U << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00002000 */
11684 #define RTC_TAFCR_TAMPPRCH_1 (0x2U << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00004000 */
11685 #define RTC_TAFCR_TAMPFLT_Pos (11U)
11686 #define RTC_TAFCR_TAMPFLT_Msk (0x3U << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001800 */
11687 #define RTC_TAFCR_TAMPFLT RTC_TAFCR_TAMPFLT_Msk
11688 #define RTC_TAFCR_TAMPFLT_0 (0x1U << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00000800 */
11689 #define RTC_TAFCR_TAMPFLT_1 (0x2U << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001000 */
11690 #define RTC_TAFCR_TAMPFREQ_Pos (8U)
11691 #define RTC_TAFCR_TAMPFREQ_Msk (0x7U << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000700 */
11692 #define RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk
11693 #define RTC_TAFCR_TAMPFREQ_0 (0x1U << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000100 */
11694 #define RTC_TAFCR_TAMPFREQ_1 (0x2U << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000200 */
11695 #define RTC_TAFCR_TAMPFREQ_2 (0x4U << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000400 */
11696 #define RTC_TAFCR_TAMPTS_Pos (7U)
11697 #define RTC_TAFCR_TAMPTS_Msk (0x1U << RTC_TAFCR_TAMPTS_Pos) /*!< 0x00000080 */
11698 #define RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk
11699 #define RTC_TAFCR_TAMP2TRG_Pos (4U)
11700 #define RTC_TAFCR_TAMP2TRG_Msk (0x1U << RTC_TAFCR_TAMP2TRG_Pos) /*!< 0x00000010 */
11701 #define RTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG_Msk
11702 #define RTC_TAFCR_TAMP2E_Pos (3U)
11703 #define RTC_TAFCR_TAMP2E_Msk (0x1U << RTC_TAFCR_TAMP2E_Pos) /*!< 0x00000008 */
11704 #define RTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E_Msk
11705 #define RTC_TAFCR_TAMPIE_Pos (2U)
11706 #define RTC_TAFCR_TAMPIE_Msk (0x1U << RTC_TAFCR_TAMPIE_Pos) /*!< 0x00000004 */
11707 #define RTC_TAFCR_TAMPIE RTC_TAFCR_TAMPIE_Msk
11708 #define RTC_TAFCR_TAMP1TRG_Pos (1U)
11709 #define RTC_TAFCR_TAMP1TRG_Msk (0x1U << RTC_TAFCR_TAMP1TRG_Pos) /*!< 0x00000002 */
11710 #define RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk
11711 #define RTC_TAFCR_TAMP1E_Pos (0U)
11712 #define RTC_TAFCR_TAMP1E_Msk (0x1U << RTC_TAFCR_TAMP1E_Pos) /*!< 0x00000001 */
11713 #define RTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E_Msk
11714
11715 /* Legacy defines */
11716 #define RTC_TAFCR_TAMPINSEL RTC_TAFCR_TAMP1INSEL
11717
11718 /******************** Bits definition for RTC_ALRMASSR register *************/
11719 #define RTC_ALRMASSR_MASKSS_Pos (24U)
11720 #define RTC_ALRMASSR_MASKSS_Msk (0xFU << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */
11721 #define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk
11722 #define RTC_ALRMASSR_MASKSS_0 (0x1U << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */
11723 #define RTC_ALRMASSR_MASKSS_1 (0x2U << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */
11724 #define RTC_ALRMASSR_MASKSS_2 (0x4U << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */
11725 #define RTC_ALRMASSR_MASKSS_3 (0x8U << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */
11726 #define RTC_ALRMASSR_SS_Pos (0U)
11727 #define RTC_ALRMASSR_SS_Msk (0x7FFFU << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */
11728 #define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk
11729
11730 /******************** Bits definition for RTC_ALRMBSSR register *************/
11731 #define RTC_ALRMBSSR_MASKSS_Pos (24U)
11732 #define RTC_ALRMBSSR_MASKSS_Msk (0xFU << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */
11733 #define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk
11734 #define RTC_ALRMBSSR_MASKSS_0 (0x1U << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */
11735 #define RTC_ALRMBSSR_MASKSS_1 (0x2U << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */
11736 #define RTC_ALRMBSSR_MASKSS_2 (0x4U << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */
11737 #define RTC_ALRMBSSR_MASKSS_3 (0x8U << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */
11738 #define RTC_ALRMBSSR_SS_Pos (0U)
11739 #define RTC_ALRMBSSR_SS_Msk (0x7FFFU << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */
11740 #define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk
11741
11742 /******************** Bits definition for RTC_BKP0R register ****************/
11743 #define RTC_BKP0R_Pos (0U)
11744 #define RTC_BKP0R_Msk (0xFFFFFFFFU << RTC_BKP0R_Pos) /*!< 0xFFFFFFFF */
11745 #define RTC_BKP0R RTC_BKP0R_Msk
11746
11747 /******************** Bits definition for RTC_BKP1R register ****************/
11748 #define RTC_BKP1R_Pos (0U)
11749 #define RTC_BKP1R_Msk (0xFFFFFFFFU << RTC_BKP1R_Pos) /*!< 0xFFFFFFFF */
11750 #define RTC_BKP1R RTC_BKP1R_Msk
11751
11752 /******************** Bits definition for RTC_BKP2R register ****************/
11753 #define RTC_BKP2R_Pos (0U)
11754 #define RTC_BKP2R_Msk (0xFFFFFFFFU << RTC_BKP2R_Pos) /*!< 0xFFFFFFFF */
11755 #define RTC_BKP2R RTC_BKP2R_Msk
11756
11757 /******************** Bits definition for RTC_BKP3R register ****************/
11758 #define RTC_BKP3R_Pos (0U)
11759 #define RTC_BKP3R_Msk (0xFFFFFFFFU << RTC_BKP3R_Pos) /*!< 0xFFFFFFFF */
11760 #define RTC_BKP3R RTC_BKP3R_Msk
11761
11762 /******************** Bits definition for RTC_BKP4R register ****************/
11763 #define RTC_BKP4R_Pos (0U)
11764 #define RTC_BKP4R_Msk (0xFFFFFFFFU << RTC_BKP4R_Pos) /*!< 0xFFFFFFFF */
11765 #define RTC_BKP4R RTC_BKP4R_Msk
11766
11767 /******************** Bits definition for RTC_BKP5R register ****************/
11768 #define RTC_BKP5R_Pos (0U)
11769 #define RTC_BKP5R_Msk (0xFFFFFFFFU << RTC_BKP5R_Pos) /*!< 0xFFFFFFFF */
11770 #define RTC_BKP5R RTC_BKP5R_Msk
11771
11772 /******************** Bits definition for RTC_BKP6R register ****************/
11773 #define RTC_BKP6R_Pos (0U)
11774 #define RTC_BKP6R_Msk (0xFFFFFFFFU << RTC_BKP6R_Pos) /*!< 0xFFFFFFFF */
11775 #define RTC_BKP6R RTC_BKP6R_Msk
11776
11777 /******************** Bits definition for RTC_BKP7R register ****************/
11778 #define RTC_BKP7R_Pos (0U)
11779 #define RTC_BKP7R_Msk (0xFFFFFFFFU << RTC_BKP7R_Pos) /*!< 0xFFFFFFFF */
11780 #define RTC_BKP7R RTC_BKP7R_Msk
11781
11782 /******************** Bits definition for RTC_BKP8R register ****************/
11783 #define RTC_BKP8R_Pos (0U)
11784 #define RTC_BKP8R_Msk (0xFFFFFFFFU << RTC_BKP8R_Pos) /*!< 0xFFFFFFFF */
11785 #define RTC_BKP8R RTC_BKP8R_Msk
11786
11787 /******************** Bits definition for RTC_BKP9R register ****************/
11788 #define RTC_BKP9R_Pos (0U)
11789 #define RTC_BKP9R_Msk (0xFFFFFFFFU << RTC_BKP9R_Pos) /*!< 0xFFFFFFFF */
11790 #define RTC_BKP9R RTC_BKP9R_Msk
11791
11792 /******************** Bits definition for RTC_BKP10R register ***************/
11793 #define RTC_BKP10R_Pos (0U)
11794 #define RTC_BKP10R_Msk (0xFFFFFFFFU << RTC_BKP10R_Pos) /*!< 0xFFFFFFFF */
11795 #define RTC_BKP10R RTC_BKP10R_Msk
11796
11797 /******************** Bits definition for RTC_BKP11R register ***************/
11798 #define RTC_BKP11R_Pos (0U)
11799 #define RTC_BKP11R_Msk (0xFFFFFFFFU << RTC_BKP11R_Pos) /*!< 0xFFFFFFFF */
11800 #define RTC_BKP11R RTC_BKP11R_Msk
11801
11802 /******************** Bits definition for RTC_BKP12R register ***************/
11803 #define RTC_BKP12R_Pos (0U)
11804 #define RTC_BKP12R_Msk (0xFFFFFFFFU << RTC_BKP12R_Pos) /*!< 0xFFFFFFFF */
11805 #define RTC_BKP12R RTC_BKP12R_Msk
11806
11807 /******************** Bits definition for RTC_BKP13R register ***************/
11808 #define RTC_BKP13R_Pos (0U)
11809 #define RTC_BKP13R_Msk (0xFFFFFFFFU << RTC_BKP13R_Pos) /*!< 0xFFFFFFFF */
11810 #define RTC_BKP13R RTC_BKP13R_Msk
11811
11812 /******************** Bits definition for RTC_BKP14R register ***************/
11813 #define RTC_BKP14R_Pos (0U)
11814 #define RTC_BKP14R_Msk (0xFFFFFFFFU << RTC_BKP14R_Pos) /*!< 0xFFFFFFFF */
11815 #define RTC_BKP14R RTC_BKP14R_Msk
11816
11817 /******************** Bits definition for RTC_BKP15R register ***************/
11818 #define RTC_BKP15R_Pos (0U)
11819 #define RTC_BKP15R_Msk (0xFFFFFFFFU << RTC_BKP15R_Pos) /*!< 0xFFFFFFFF */
11820 #define RTC_BKP15R RTC_BKP15R_Msk
11821
11822 /******************** Bits definition for RTC_BKP16R register ***************/
11823 #define RTC_BKP16R_Pos (0U)
11824 #define RTC_BKP16R_Msk (0xFFFFFFFFU << RTC_BKP16R_Pos) /*!< 0xFFFFFFFF */
11825 #define RTC_BKP16R RTC_BKP16R_Msk
11826
11827 /******************** Bits definition for RTC_BKP17R register ***************/
11828 #define RTC_BKP17R_Pos (0U)
11829 #define RTC_BKP17R_Msk (0xFFFFFFFFU << RTC_BKP17R_Pos) /*!< 0xFFFFFFFF */
11830 #define RTC_BKP17R RTC_BKP17R_Msk
11831
11832 /******************** Bits definition for RTC_BKP18R register ***************/
11833 #define RTC_BKP18R_Pos (0U)
11834 #define RTC_BKP18R_Msk (0xFFFFFFFFU << RTC_BKP18R_Pos) /*!< 0xFFFFFFFF */
11835 #define RTC_BKP18R RTC_BKP18R_Msk
11836
11837 /******************** Bits definition for RTC_BKP19R register ***************/
11838 #define RTC_BKP19R_Pos (0U)
11839 #define RTC_BKP19R_Msk (0xFFFFFFFFU << RTC_BKP19R_Pos) /*!< 0xFFFFFFFF */
11840 #define RTC_BKP19R RTC_BKP19R_Msk
11841
11842 /******************** Number of backup registers ******************************/
11843 #define RTC_BKP_NUMBER 0x000000014U
11844
11845 /******************************************************************************/
11846 /* */
11847 /* Serial Audio Interface */
11848 /* */
11849 /******************************************************************************/
11850 /******************** Bit definition for SAI_GCR register *******************/
11851 #define SAI_GCR_SYNCIN_Pos (0U)
11852 #define SAI_GCR_SYNCIN_Msk (0x3U << SAI_GCR_SYNCIN_Pos) /*!< 0x00000003 */
11853 #define SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk /*!<SYNCIN[1:0] bits (Synchronization Inputs) */
11854 #define SAI_GCR_SYNCIN_0 (0x1U << SAI_GCR_SYNCIN_Pos) /*!< 0x00000001 */
11855 #define SAI_GCR_SYNCIN_1 (0x2U << SAI_GCR_SYNCIN_Pos) /*!< 0x00000002 */
11856
11857 #define SAI_GCR_SYNCOUT_Pos (4U)
11858 #define SAI_GCR_SYNCOUT_Msk (0x3U << SAI_GCR_SYNCOUT_Pos) /*!< 0x00000030 */
11859 #define SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk /*!<SYNCOUT[1:0] bits (Synchronization Outputs) */
11860 #define SAI_GCR_SYNCOUT_0 (0x1U << SAI_GCR_SYNCOUT_Pos) /*!< 0x00000010 */
11861 #define SAI_GCR_SYNCOUT_1 (0x2U << SAI_GCR_SYNCOUT_Pos) /*!< 0x00000020 */
11862
11863 /******************* Bit definition for SAI_xCR1 register *******************/
11864 #define SAI_xCR1_MODE_Pos (0U)
11865 #define SAI_xCR1_MODE_Msk (0x3U << SAI_xCR1_MODE_Pos) /*!< 0x00000003 */
11866 #define SAI_xCR1_MODE SAI_xCR1_MODE_Msk /*!<MODE[1:0] bits (Audio Block Mode) */
11867 #define SAI_xCR1_MODE_0 (0x1U << SAI_xCR1_MODE_Pos) /*!< 0x00000001 */
11868 #define SAI_xCR1_MODE_1 (0x2U << SAI_xCR1_MODE_Pos) /*!< 0x00000002 */
11869
11870 #define SAI_xCR1_PRTCFG_Pos (2U)
11871 #define SAI_xCR1_PRTCFG_Msk (0x3U << SAI_xCR1_PRTCFG_Pos) /*!< 0x0000000C */
11872 #define SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk /*!<PRTCFG[1:0] bits (Protocol Configuration) */
11873 #define SAI_xCR1_PRTCFG_0 (0x1U << SAI_xCR1_PRTCFG_Pos) /*!< 0x00000004 */
11874 #define SAI_xCR1_PRTCFG_1 (0x2U << SAI_xCR1_PRTCFG_Pos) /*!< 0x00000008 */
11875
11876 #define SAI_xCR1_DS_Pos (5U)
11877 #define SAI_xCR1_DS_Msk (0x7U << SAI_xCR1_DS_Pos) /*!< 0x000000E0 */
11878 #define SAI_xCR1_DS SAI_xCR1_DS_Msk /*!<DS[1:0] bits (Data Size) */
11879 #define SAI_xCR1_DS_0 (0x1U << SAI_xCR1_DS_Pos) /*!< 0x00000020 */
11880 #define SAI_xCR1_DS_1 (0x2U << SAI_xCR1_DS_Pos) /*!< 0x00000040 */
11881 #define SAI_xCR1_DS_2 (0x4U << SAI_xCR1_DS_Pos) /*!< 0x00000080 */
11882
11883 #define SAI_xCR1_LSBFIRST_Pos (8U)
11884 #define SAI_xCR1_LSBFIRST_Msk (0x1U << SAI_xCR1_LSBFIRST_Pos) /*!< 0x00000100 */
11885 #define SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk /*!<LSB First Configuration */
11886 #define SAI_xCR1_CKSTR_Pos (9U)
11887 #define SAI_xCR1_CKSTR_Msk (0x1U << SAI_xCR1_CKSTR_Pos) /*!< 0x00000200 */
11888 #define SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk /*!<ClocK STRobing edge */
11889
11890 #define SAI_xCR1_SYNCEN_Pos (10U)
11891 #define SAI_xCR1_SYNCEN_Msk (0x3U << SAI_xCR1_SYNCEN_Pos) /*!< 0x00000C00 */
11892 #define SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk /*!<SYNCEN[1:0](SYNChronization ENable) */
11893 #define SAI_xCR1_SYNCEN_0 (0x1U << SAI_xCR1_SYNCEN_Pos) /*!< 0x00000400 */
11894 #define SAI_xCR1_SYNCEN_1 (0x2U << SAI_xCR1_SYNCEN_Pos) /*!< 0x00000800 */
11895
11896 #define SAI_xCR1_MONO_Pos (12U)
11897 #define SAI_xCR1_MONO_Msk (0x1U << SAI_xCR1_MONO_Pos) /*!< 0x00001000 */
11898 #define SAI_xCR1_MONO SAI_xCR1_MONO_Msk /*!<Mono mode */
11899 #define SAI_xCR1_OUTDRIV_Pos (13U)
11900 #define SAI_xCR1_OUTDRIV_Msk (0x1U << SAI_xCR1_OUTDRIV_Pos) /*!< 0x00002000 */
11901 #define SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk /*!<Output Drive */
11902 #define SAI_xCR1_SAIEN_Pos (16U)
11903 #define SAI_xCR1_SAIEN_Msk (0x1U << SAI_xCR1_SAIEN_Pos) /*!< 0x00010000 */
11904 #define SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk /*!<Audio Block enable */
11905 #define SAI_xCR1_DMAEN_Pos (17U)
11906 #define SAI_xCR1_DMAEN_Msk (0x1U << SAI_xCR1_DMAEN_Pos) /*!< 0x00020000 */
11907 #define SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk /*!<DMA enable */
11908 #define SAI_xCR1_NODIV_Pos (19U)
11909 #define SAI_xCR1_NODIV_Msk (0x1U << SAI_xCR1_NODIV_Pos) /*!< 0x00080000 */
11910 #define SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk /*!<No Divider Configuration */
11911
11912 #define SAI_xCR1_MCKDIV_Pos (20U)
11913 #define SAI_xCR1_MCKDIV_Msk (0xFU << SAI_xCR1_MCKDIV_Pos) /*!< 0x00F00000 */
11914 #define SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk /*!<MCKDIV[3:0] (Master ClocK Divider) */
11915 #define SAI_xCR1_MCKDIV_0 (0x1U << SAI_xCR1_MCKDIV_Pos) /*!< 0x00100000 */
11916 #define SAI_xCR1_MCKDIV_1 (0x2U << SAI_xCR1_MCKDIV_Pos) /*!< 0x00200000 */
11917 #define SAI_xCR1_MCKDIV_2 (0x4U << SAI_xCR1_MCKDIV_Pos) /*!< 0x00400000 */
11918 #define SAI_xCR1_MCKDIV_3 (0x8U << SAI_xCR1_MCKDIV_Pos) /*!< 0x00800000 */
11919
11920 /******************* Bit definition for SAI_xCR2 register *******************/
11921 #define SAI_xCR2_FTH_Pos (0U)
11922 #define SAI_xCR2_FTH_Msk (0x7U << SAI_xCR2_FTH_Pos) /*!< 0x00000007 */
11923 #define SAI_xCR2_FTH SAI_xCR2_FTH_Msk /*!<FTH[2:0](Fifo THreshold) */
11924 #define SAI_xCR2_FTH_0 (0x1U << SAI_xCR2_FTH_Pos) /*!< 0x00000001 */
11925 #define SAI_xCR2_FTH_1 (0x2U << SAI_xCR2_FTH_Pos) /*!< 0x00000002 */
11926 #define SAI_xCR2_FTH_2 (0x4U << SAI_xCR2_FTH_Pos) /*!< 0x00000004 */
11927
11928 #define SAI_xCR2_FFLUSH_Pos (3U)
11929 #define SAI_xCR2_FFLUSH_Msk (0x1U << SAI_xCR2_FFLUSH_Pos) /*!< 0x00000008 */
11930 #define SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk /*!<Fifo FLUSH */
11931 #define SAI_xCR2_TRIS_Pos (4U)
11932 #define SAI_xCR2_TRIS_Msk (0x1U << SAI_xCR2_TRIS_Pos) /*!< 0x00000010 */
11933 #define SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk /*!<TRIState Management on data line */
11934 #define SAI_xCR2_MUTE_Pos (5U)
11935 #define SAI_xCR2_MUTE_Msk (0x1U << SAI_xCR2_MUTE_Pos) /*!< 0x00000020 */
11936 #define SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk /*!<Mute mode */
11937 #define SAI_xCR2_MUTEVAL_Pos (6U)
11938 #define SAI_xCR2_MUTEVAL_Msk (0x1U << SAI_xCR2_MUTEVAL_Pos) /*!< 0x00000040 */
11939 #define SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk /*!<Muate value */
11940
11941 #define SAI_xCR2_MUTECNT_Pos (7U)
11942 #define SAI_xCR2_MUTECNT_Msk (0x3FU << SAI_xCR2_MUTECNT_Pos) /*!< 0x00001F80 */
11943 #define SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk /*!<MUTECNT[5:0] (MUTE counter) */
11944 #define SAI_xCR2_MUTECNT_0 (0x01U << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000080 */
11945 #define SAI_xCR2_MUTECNT_1 (0x02U << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000100 */
11946 #define SAI_xCR2_MUTECNT_2 (0x04U << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000200 */
11947 #define SAI_xCR2_MUTECNT_3 (0x08U << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000400 */
11948 #define SAI_xCR2_MUTECNT_4 (0x10U << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000800 */
11949 #define SAI_xCR2_MUTECNT_5 (0x20U << SAI_xCR2_MUTECNT_Pos) /*!< 0x00001000 */
11950
11951 #define SAI_xCR2_CPL_Pos (13U)
11952 #define SAI_xCR2_CPL_Msk (0x1U << SAI_xCR2_CPL_Pos) /*!< 0x00002000 */
11953 #define SAI_xCR2_CPL SAI_xCR2_CPL_Msk /*!< Complement Bit */
11954
11955 #define SAI_xCR2_COMP_Pos (14U)
11956 #define SAI_xCR2_COMP_Msk (0x3U << SAI_xCR2_COMP_Pos) /*!< 0x0000C000 */
11957 #define SAI_xCR2_COMP SAI_xCR2_COMP_Msk /*!<COMP[1:0] (Companding mode) */
11958 #define SAI_xCR2_COMP_0 (0x1U << SAI_xCR2_COMP_Pos) /*!< 0x00004000 */
11959 #define SAI_xCR2_COMP_1 (0x2U << SAI_xCR2_COMP_Pos) /*!< 0x00008000 */
11960
11961 /****************** Bit definition for SAI_xFRCR register *******************/
11962 #define SAI_xFRCR_FRL_Pos (0U)
11963 #define SAI_xFRCR_FRL_Msk (0xFFU << SAI_xFRCR_FRL_Pos) /*!< 0x000000FF */
11964 #define SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk /*!<FRL[1:0](Frame length) */
11965 #define SAI_xFRCR_FRL_0 (0x01U << SAI_xFRCR_FRL_Pos) /*!< 0x00000001 */
11966 #define SAI_xFRCR_FRL_1 (0x02U << SAI_xFRCR_FRL_Pos) /*!< 0x00000002 */
11967 #define SAI_xFRCR_FRL_2 (0x04U << SAI_xFRCR_FRL_Pos) /*!< 0x00000004 */
11968 #define SAI_xFRCR_FRL_3 (0x08U << SAI_xFRCR_FRL_Pos) /*!< 0x00000008 */
11969 #define SAI_xFRCR_FRL_4 (0x10U << SAI_xFRCR_FRL_Pos) /*!< 0x00000010 */
11970 #define SAI_xFRCR_FRL_5 (0x20U << SAI_xFRCR_FRL_Pos) /*!< 0x00000020 */
11971 #define SAI_xFRCR_FRL_6 (0x40U << SAI_xFRCR_FRL_Pos) /*!< 0x00000040 */
11972 #define SAI_xFRCR_FRL_7 (0x80U << SAI_xFRCR_FRL_Pos) /*!< 0x00000080 */
11973
11974 #define SAI_xFRCR_FSALL_Pos (8U)
11975 #define SAI_xFRCR_FSALL_Msk (0x7FU << SAI_xFRCR_FSALL_Pos) /*!< 0x00007F00 */
11976 #define SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk /*!<FRL[1:0] (Frame synchronization active level length) */
11977 #define SAI_xFRCR_FSALL_0 (0x01U << SAI_xFRCR_FSALL_Pos) /*!< 0x00000100 */
11978 #define SAI_xFRCR_FSALL_1 (0x02U << SAI_xFRCR_FSALL_Pos) /*!< 0x00000200 */
11979 #define SAI_xFRCR_FSALL_2 (0x04U << SAI_xFRCR_FSALL_Pos) /*!< 0x00000400 */
11980 #define SAI_xFRCR_FSALL_3 (0x08U << SAI_xFRCR_FSALL_Pos) /*!< 0x00000800 */
11981 #define SAI_xFRCR_FSALL_4 (0x10U << SAI_xFRCR_FSALL_Pos) /*!< 0x00001000 */
11982 #define SAI_xFRCR_FSALL_5 (0x20U << SAI_xFRCR_FSALL_Pos) /*!< 0x00002000 */
11983 #define SAI_xFRCR_FSALL_6 (0x40U << SAI_xFRCR_FSALL_Pos) /*!< 0x00004000 */
11984
11985 #define SAI_xFRCR_FSDEF_Pos (16U)
11986 #define SAI_xFRCR_FSDEF_Msk (0x1U << SAI_xFRCR_FSDEF_Pos) /*!< 0x00010000 */
11987 #define SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk /*!< Frame Synchronization Definition */
11988 #define SAI_xFRCR_FSPOL_Pos (17U)
11989 #define SAI_xFRCR_FSPOL_Msk (0x1U << SAI_xFRCR_FSPOL_Pos) /*!< 0x00020000 */
11990 #define SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk /*!<Frame Synchronization POLarity */
11991 #define SAI_xFRCR_FSOFF_Pos (18U)
11992 #define SAI_xFRCR_FSOFF_Msk (0x1U << SAI_xFRCR_FSOFF_Pos) /*!< 0x00040000 */
11993 #define SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk /*!<Frame Synchronization OFFset */
11994 /* Legacy defines */
11995 #define SAI_xFRCR_FSPO SAI_xFRCR_FSPOL
11996
11997 /****************** Bit definition for SAI_xSLOTR register *******************/
11998 #define SAI_xSLOTR_FBOFF_Pos (0U)
11999 #define SAI_xSLOTR_FBOFF_Msk (0x1FU << SAI_xSLOTR_FBOFF_Pos) /*!< 0x0000001F */
12000 #define SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk /*!<FRL[4:0](First Bit Offset) */
12001 #define SAI_xSLOTR_FBOFF_0 (0x01U << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000001 */
12002 #define SAI_xSLOTR_FBOFF_1 (0x02U << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000002 */
12003 #define SAI_xSLOTR_FBOFF_2 (0x04U << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000004 */
12004 #define SAI_xSLOTR_FBOFF_3 (0x08U << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000008 */
12005 #define SAI_xSLOTR_FBOFF_4 (0x10U << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000010 */
12006
12007 #define SAI_xSLOTR_SLOTSZ_Pos (6U)
12008 #define SAI_xSLOTR_SLOTSZ_Msk (0x3U << SAI_xSLOTR_SLOTSZ_Pos) /*!< 0x000000C0 */
12009 #define SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk /*!<SLOTSZ[1:0] (Slot size) */
12010 #define SAI_xSLOTR_SLOTSZ_0 (0x1U << SAI_xSLOTR_SLOTSZ_Pos) /*!< 0x00000040 */
12011 #define SAI_xSLOTR_SLOTSZ_1 (0x2U << SAI_xSLOTR_SLOTSZ_Pos) /*!< 0x00000080 */
12012
12013 #define SAI_xSLOTR_NBSLOT_Pos (8U)
12014 #define SAI_xSLOTR_NBSLOT_Msk (0xFU << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000F00 */
12015 #define SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk /*!<NBSLOT[3:0] (Number of Slot in audio Frame) */
12016 #define SAI_xSLOTR_NBSLOT_0 (0x1U << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000100 */
12017 #define SAI_xSLOTR_NBSLOT_1 (0x2U << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000200 */
12018 #define SAI_xSLOTR_NBSLOT_2 (0x4U << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000400 */
12019 #define SAI_xSLOTR_NBSLOT_3 (0x8U << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000800 */
12020
12021 #define SAI_xSLOTR_SLOTEN_Pos (16U)
12022 #define SAI_xSLOTR_SLOTEN_Msk (0xFFFFU << SAI_xSLOTR_SLOTEN_Pos) /*!< 0xFFFF0000 */
12023 #define SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk /*!<SLOTEN[15:0] (Slot Enable) */
12024
12025 /******************* Bit definition for SAI_xIMR register *******************/
12026 #define SAI_xIMR_OVRUDRIE_Pos (0U)
12027 #define SAI_xIMR_OVRUDRIE_Msk (0x1U << SAI_xIMR_OVRUDRIE_Pos) /*!< 0x00000001 */
12028 #define SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk /*!<Overrun underrun interrupt enable */
12029 #define SAI_xIMR_MUTEDETIE_Pos (1U)
12030 #define SAI_xIMR_MUTEDETIE_Msk (0x1U << SAI_xIMR_MUTEDETIE_Pos) /*!< 0x00000002 */
12031 #define SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk /*!<Mute detection interrupt enable */
12032 #define SAI_xIMR_WCKCFGIE_Pos (2U)
12033 #define SAI_xIMR_WCKCFGIE_Msk (0x1U << SAI_xIMR_WCKCFGIE_Pos) /*!< 0x00000004 */
12034 #define SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk /*!<Wrong Clock Configuration interrupt enable */
12035 #define SAI_xIMR_FREQIE_Pos (3U)
12036 #define SAI_xIMR_FREQIE_Msk (0x1U << SAI_xIMR_FREQIE_Pos) /*!< 0x00000008 */
12037 #define SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk /*!<FIFO request interrupt enable */
12038 #define SAI_xIMR_CNRDYIE_Pos (4U)
12039 #define SAI_xIMR_CNRDYIE_Msk (0x1U << SAI_xIMR_CNRDYIE_Pos) /*!< 0x00000010 */
12040 #define SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk /*!<Codec not ready interrupt enable */
12041 #define SAI_xIMR_AFSDETIE_Pos (5U)
12042 #define SAI_xIMR_AFSDETIE_Msk (0x1U << SAI_xIMR_AFSDETIE_Pos) /*!< 0x00000020 */
12043 #define SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk /*!<Anticipated frame synchronization detection interrupt enable */
12044 #define SAI_xIMR_LFSDETIE_Pos (6U)
12045 #define SAI_xIMR_LFSDETIE_Msk (0x1U << SAI_xIMR_LFSDETIE_Pos) /*!< 0x00000040 */
12046 #define SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk /*!<Late frame synchronization detection interrupt enable */
12047
12048 /******************** Bit definition for SAI_xSR register *******************/
12049 #define SAI_xSR_OVRUDR_Pos (0U)
12050 #define SAI_xSR_OVRUDR_Msk (0x1U << SAI_xSR_OVRUDR_Pos) /*!< 0x00000001 */
12051 #define SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk /*!<Overrun underrun */
12052 #define SAI_xSR_MUTEDET_Pos (1U)
12053 #define SAI_xSR_MUTEDET_Msk (0x1U << SAI_xSR_MUTEDET_Pos) /*!< 0x00000002 */
12054 #define SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk /*!<Mute detection */
12055 #define SAI_xSR_WCKCFG_Pos (2U)
12056 #define SAI_xSR_WCKCFG_Msk (0x1U << SAI_xSR_WCKCFG_Pos) /*!< 0x00000004 */
12057 #define SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk /*!<Wrong Clock Configuration */
12058 #define SAI_xSR_FREQ_Pos (3U)
12059 #define SAI_xSR_FREQ_Msk (0x1U << SAI_xSR_FREQ_Pos) /*!< 0x00000008 */
12060 #define SAI_xSR_FREQ SAI_xSR_FREQ_Msk /*!<FIFO request */
12061 #define SAI_xSR_CNRDY_Pos (4U)
12062 #define SAI_xSR_CNRDY_Msk (0x1U << SAI_xSR_CNRDY_Pos) /*!< 0x00000010 */
12063 #define SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk /*!<Codec not ready */
12064 #define SAI_xSR_AFSDET_Pos (5U)
12065 #define SAI_xSR_AFSDET_Msk (0x1U << SAI_xSR_AFSDET_Pos) /*!< 0x00000020 */
12066 #define SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk /*!<Anticipated frame synchronization detection */
12067 #define SAI_xSR_LFSDET_Pos (6U)
12068 #define SAI_xSR_LFSDET_Msk (0x1U << SAI_xSR_LFSDET_Pos) /*!< 0x00000040 */
12069 #define SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk /*!<Late frame synchronization detection */
12070
12071 #define SAI_xSR_FLVL_Pos (16U)
12072 #define SAI_xSR_FLVL_Msk (0x7U << SAI_xSR_FLVL_Pos) /*!< 0x00070000 */
12073 #define SAI_xSR_FLVL SAI_xSR_FLVL_Msk /*!<FLVL[2:0] (FIFO Level Threshold) */
12074 #define SAI_xSR_FLVL_0 (0x1U << SAI_xSR_FLVL_Pos) /*!< 0x00010000 */
12075 #define SAI_xSR_FLVL_1 (0x2U << SAI_xSR_FLVL_Pos) /*!< 0x00020000 */
12076 #define SAI_xSR_FLVL_2 (0x4U << SAI_xSR_FLVL_Pos) /*!< 0x00040000 */
12077
12078 /****************** Bit definition for SAI_xCLRFR register ******************/
12079 #define SAI_xCLRFR_COVRUDR_Pos (0U)
12080 #define SAI_xCLRFR_COVRUDR_Msk (0x1U << SAI_xCLRFR_COVRUDR_Pos) /*!< 0x00000001 */
12081 #define SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk /*!<Clear Overrun underrun */
12082 #define SAI_xCLRFR_CMUTEDET_Pos (1U)
12083 #define SAI_xCLRFR_CMUTEDET_Msk (0x1U << SAI_xCLRFR_CMUTEDET_Pos) /*!< 0x00000002 */
12084 #define SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk /*!<Clear Mute detection */
12085 #define SAI_xCLRFR_CWCKCFG_Pos (2U)
12086 #define SAI_xCLRFR_CWCKCFG_Msk (0x1U << SAI_xCLRFR_CWCKCFG_Pos) /*!< 0x00000004 */
12087 #define SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk /*!<Clear Wrong Clock Configuration */
12088 #define SAI_xCLRFR_CFREQ_Pos (3U)
12089 #define SAI_xCLRFR_CFREQ_Msk (0x1U << SAI_xCLRFR_CFREQ_Pos) /*!< 0x00000008 */
12090 #define SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk /*!<Clear FIFO request */
12091 #define SAI_xCLRFR_CCNRDY_Pos (4U)
12092 #define SAI_xCLRFR_CCNRDY_Msk (0x1U << SAI_xCLRFR_CCNRDY_Pos) /*!< 0x00000010 */
12093 #define SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk /*!<Clear Codec not ready */
12094 #define SAI_xCLRFR_CAFSDET_Pos (5U)
12095 #define SAI_xCLRFR_CAFSDET_Msk (0x1U << SAI_xCLRFR_CAFSDET_Pos) /*!< 0x00000020 */
12096 #define SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk /*!<Clear Anticipated frame synchronization detection */
12097 #define SAI_xCLRFR_CLFSDET_Pos (6U)
12098 #define SAI_xCLRFR_CLFSDET_Msk (0x1U << SAI_xCLRFR_CLFSDET_Pos) /*!< 0x00000040 */
12099 #define SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk /*!<Clear Late frame synchronization detection */
12100
12101 /****************** Bit definition for SAI_xDR register ******************/
12102 #define SAI_xDR_DATA_Pos (0U)
12103 #define SAI_xDR_DATA_Msk (0xFFFFFFFFU << SAI_xDR_DATA_Pos) /*!< 0xFFFFFFFF */
12104 #define SAI_xDR_DATA SAI_xDR_DATA_Msk
12105
12106 /******************************************************************************/
12107 /* */
12108 /* SPDIF-RX Interface */
12109 /* */
12110 /******************************************************************************/
12111 /******************** Bit definition for SPDIFRX_CR register *******************/
12112 #define SPDIFRX_CR_SPDIFEN_Pos (0U)
12113 #define SPDIFRX_CR_SPDIFEN_Msk (0x3U << SPDIFRX_CR_SPDIFEN_Pos) /*!< 0x00000003 */
12114 #define SPDIFRX_CR_SPDIFEN SPDIFRX_CR_SPDIFEN_Msk /*!<Peripheral Block Enable */
12115 #define SPDIFRX_CR_RXDMAEN_Pos (2U)
12116 #define SPDIFRX_CR_RXDMAEN_Msk (0x1U << SPDIFRX_CR_RXDMAEN_Pos) /*!< 0x00000004 */
12117 #define SPDIFRX_CR_RXDMAEN SPDIFRX_CR_RXDMAEN_Msk /*!<Receiver DMA Enable for data flow */
12118 #define SPDIFRX_CR_RXSTEO_Pos (3U)
12119 #define SPDIFRX_CR_RXSTEO_Msk (0x1U << SPDIFRX_CR_RXSTEO_Pos) /*!< 0x00000008 */
12120 #define SPDIFRX_CR_RXSTEO SPDIFRX_CR_RXSTEO_Msk /*!<Stereo Mode */
12121 #define SPDIFRX_CR_DRFMT_Pos (4U)
12122 #define SPDIFRX_CR_DRFMT_Msk (0x3U << SPDIFRX_CR_DRFMT_Pos) /*!< 0x00000030 */
12123 #define SPDIFRX_CR_DRFMT SPDIFRX_CR_DRFMT_Msk /*!<RX Data format */
12124 #define SPDIFRX_CR_PMSK_Pos (6U)
12125 #define SPDIFRX_CR_PMSK_Msk (0x1U << SPDIFRX_CR_PMSK_Pos) /*!< 0x00000040 */
12126 #define SPDIFRX_CR_PMSK SPDIFRX_CR_PMSK_Msk /*!<Mask Parity error bit */
12127 #define SPDIFRX_CR_VMSK_Pos (7U)
12128 #define SPDIFRX_CR_VMSK_Msk (0x1U << SPDIFRX_CR_VMSK_Pos) /*!< 0x00000080 */
12129 #define SPDIFRX_CR_VMSK SPDIFRX_CR_VMSK_Msk /*!<Mask of Validity bit */
12130 #define SPDIFRX_CR_CUMSK_Pos (8U)
12131 #define SPDIFRX_CR_CUMSK_Msk (0x1U << SPDIFRX_CR_CUMSK_Pos) /*!< 0x00000100 */
12132 #define SPDIFRX_CR_CUMSK SPDIFRX_CR_CUMSK_Msk /*!<Mask of channel status and user bits */
12133 #define SPDIFRX_CR_PTMSK_Pos (9U)
12134 #define SPDIFRX_CR_PTMSK_Msk (0x1U << SPDIFRX_CR_PTMSK_Pos) /*!< 0x00000200 */
12135 #define SPDIFRX_CR_PTMSK SPDIFRX_CR_PTMSK_Msk /*!<Mask of Preamble Type bits */
12136 #define SPDIFRX_CR_CBDMAEN_Pos (10U)
12137 #define SPDIFRX_CR_CBDMAEN_Msk (0x1U << SPDIFRX_CR_CBDMAEN_Pos) /*!< 0x00000400 */
12138 #define SPDIFRX_CR_CBDMAEN SPDIFRX_CR_CBDMAEN_Msk /*!<Control Buffer DMA ENable for control flow */
12139 #define SPDIFRX_CR_CHSEL_Pos (11U)
12140 #define SPDIFRX_CR_CHSEL_Msk (0x1U << SPDIFRX_CR_CHSEL_Pos) /*!< 0x00000800 */
12141 #define SPDIFRX_CR_CHSEL SPDIFRX_CR_CHSEL_Msk /*!<Channel Selection */
12142 #define SPDIFRX_CR_NBTR_Pos (12U)
12143 #define SPDIFRX_CR_NBTR_Msk (0x3U << SPDIFRX_CR_NBTR_Pos) /*!< 0x00003000 */
12144 #define SPDIFRX_CR_NBTR SPDIFRX_CR_NBTR_Msk /*!<Maximum allowed re-tries during synchronization phase */
12145 #define SPDIFRX_CR_WFA_Pos (14U)
12146 #define SPDIFRX_CR_WFA_Msk (0x1U << SPDIFRX_CR_WFA_Pos) /*!< 0x00004000 */
12147 #define SPDIFRX_CR_WFA SPDIFRX_CR_WFA_Msk /*!<Wait For Activity */
12148 #define SPDIFRX_CR_INSEL_Pos (16U)
12149 #define SPDIFRX_CR_INSEL_Msk (0x7U << SPDIFRX_CR_INSEL_Pos) /*!< 0x00070000 */
12150 #define SPDIFRX_CR_INSEL SPDIFRX_CR_INSEL_Msk /*!<SPDIFRX input selection */
12151
12152 /******************* Bit definition for SPDIFRX_IMR register *******************/
12153 #define SPDIFRX_IMR_RXNEIE_Pos (0U)
12154 #define SPDIFRX_IMR_RXNEIE_Msk (0x1U << SPDIFRX_IMR_RXNEIE_Pos) /*!< 0x00000001 */
12155 #define SPDIFRX_IMR_RXNEIE SPDIFRX_IMR_RXNEIE_Msk /*!<RXNE interrupt enable */
12156 #define SPDIFRX_IMR_CSRNEIE_Pos (1U)
12157 #define SPDIFRX_IMR_CSRNEIE_Msk (0x1U << SPDIFRX_IMR_CSRNEIE_Pos) /*!< 0x00000002 */
12158 #define SPDIFRX_IMR_CSRNEIE SPDIFRX_IMR_CSRNEIE_Msk /*!<Control Buffer Ready Interrupt Enable */
12159 #define SPDIFRX_IMR_PERRIE_Pos (2U)
12160 #define SPDIFRX_IMR_PERRIE_Msk (0x1U << SPDIFRX_IMR_PERRIE_Pos) /*!< 0x00000004 */
12161 #define SPDIFRX_IMR_PERRIE SPDIFRX_IMR_PERRIE_Msk /*!<Parity error interrupt enable */
12162 #define SPDIFRX_IMR_OVRIE_Pos (3U)
12163 #define SPDIFRX_IMR_OVRIE_Msk (0x1U << SPDIFRX_IMR_OVRIE_Pos) /*!< 0x00000008 */
12164 #define SPDIFRX_IMR_OVRIE SPDIFRX_IMR_OVRIE_Msk /*!<Overrun error Interrupt Enable */
12165 #define SPDIFRX_IMR_SBLKIE_Pos (4U)
12166 #define SPDIFRX_IMR_SBLKIE_Msk (0x1U << SPDIFRX_IMR_SBLKIE_Pos) /*!< 0x00000010 */
12167 #define SPDIFRX_IMR_SBLKIE SPDIFRX_IMR_SBLKIE_Msk /*!<Synchronization Block Detected Interrupt Enable */
12168 #define SPDIFRX_IMR_SYNCDIE_Pos (5U)
12169 #define SPDIFRX_IMR_SYNCDIE_Msk (0x1U << SPDIFRX_IMR_SYNCDIE_Pos) /*!< 0x00000020 */
12170 #define SPDIFRX_IMR_SYNCDIE SPDIFRX_IMR_SYNCDIE_Msk /*!<Synchronization Done */
12171 #define SPDIFRX_IMR_IFEIE_Pos (6U)
12172 #define SPDIFRX_IMR_IFEIE_Msk (0x1U << SPDIFRX_IMR_IFEIE_Pos) /*!< 0x00000040 */
12173 #define SPDIFRX_IMR_IFEIE SPDIFRX_IMR_IFEIE_Msk /*!<Serial Interface Error Interrupt Enable */
12174
12175 /******************* Bit definition for SPDIFRX_SR register *******************/
12176 #define SPDIFRX_SR_RXNE_Pos (0U)
12177 #define SPDIFRX_SR_RXNE_Msk (0x1U << SPDIFRX_SR_RXNE_Pos) /*!< 0x00000001 */
12178 #define SPDIFRX_SR_RXNE SPDIFRX_SR_RXNE_Msk /*!<Read data register not empty */
12179 #define SPDIFRX_SR_CSRNE_Pos (1U)
12180 #define SPDIFRX_SR_CSRNE_Msk (0x1U << SPDIFRX_SR_CSRNE_Pos) /*!< 0x00000002 */
12181 #define SPDIFRX_SR_CSRNE SPDIFRX_SR_CSRNE_Msk /*!<The Control Buffer register is not empty */
12182 #define SPDIFRX_SR_PERR_Pos (2U)
12183 #define SPDIFRX_SR_PERR_Msk (0x1U << SPDIFRX_SR_PERR_Pos) /*!< 0x00000004 */
12184 #define SPDIFRX_SR_PERR SPDIFRX_SR_PERR_Msk /*!<Parity error */
12185 #define SPDIFRX_SR_OVR_Pos (3U)
12186 #define SPDIFRX_SR_OVR_Msk (0x1U << SPDIFRX_SR_OVR_Pos) /*!< 0x00000008 */
12187 #define SPDIFRX_SR_OVR SPDIFRX_SR_OVR_Msk /*!<Overrun error */
12188 #define SPDIFRX_SR_SBD_Pos (4U)
12189 #define SPDIFRX_SR_SBD_Msk (0x1U << SPDIFRX_SR_SBD_Pos) /*!< 0x00000010 */
12190 #define SPDIFRX_SR_SBD SPDIFRX_SR_SBD_Msk /*!<Synchronization Block Detected */
12191 #define SPDIFRX_SR_SYNCD_Pos (5U)
12192 #define SPDIFRX_SR_SYNCD_Msk (0x1U << SPDIFRX_SR_SYNCD_Pos) /*!< 0x00000020 */
12193 #define SPDIFRX_SR_SYNCD SPDIFRX_SR_SYNCD_Msk /*!<Synchronization Done */
12194 #define SPDIFRX_SR_FERR_Pos (6U)
12195 #define SPDIFRX_SR_FERR_Msk (0x1U << SPDIFRX_SR_FERR_Pos) /*!< 0x00000040 */
12196 #define SPDIFRX_SR_FERR SPDIFRX_SR_FERR_Msk /*!<Framing error */
12197 #define SPDIFRX_SR_SERR_Pos (7U)
12198 #define SPDIFRX_SR_SERR_Msk (0x1U << SPDIFRX_SR_SERR_Pos) /*!< 0x00000080 */
12199 #define SPDIFRX_SR_SERR SPDIFRX_SR_SERR_Msk /*!<Synchronization error */
12200 #define SPDIFRX_SR_TERR_Pos (8U)
12201 #define SPDIFRX_SR_TERR_Msk (0x1U << SPDIFRX_SR_TERR_Pos) /*!< 0x00000100 */
12202 #define SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk /*!<Time-out error */
12203 #define SPDIFRX_SR_WIDTH5_Pos (16U)
12204 #define SPDIFRX_SR_WIDTH5_Msk (0x7FFFU << SPDIFRX_SR_WIDTH5_Pos) /*!< 0x7FFF0000 */
12205 #define SPDIFRX_SR_WIDTH5 SPDIFRX_SR_WIDTH5_Msk /*!<Duration of 5 symbols counted with SPDIFRX_clk */
12206
12207 /******************* Bit definition for SPDIFRX_IFCR register *******************/
12208 #define SPDIFRX_IFCR_PERRCF_Pos (2U)
12209 #define SPDIFRX_IFCR_PERRCF_Msk (0x1U << SPDIFRX_IFCR_PERRCF_Pos) /*!< 0x00000004 */
12210 #define SPDIFRX_IFCR_PERRCF SPDIFRX_IFCR_PERRCF_Msk /*!<Clears the Parity error flag */
12211 #define SPDIFRX_IFCR_OVRCF_Pos (3U)
12212 #define SPDIFRX_IFCR_OVRCF_Msk (0x1U << SPDIFRX_IFCR_OVRCF_Pos) /*!< 0x00000008 */
12213 #define SPDIFRX_IFCR_OVRCF SPDIFRX_IFCR_OVRCF_Msk /*!<Clears the Overrun error flag */
12214 #define SPDIFRX_IFCR_SBDCF_Pos (4U)
12215 #define SPDIFRX_IFCR_SBDCF_Msk (0x1U << SPDIFRX_IFCR_SBDCF_Pos) /*!< 0x00000010 */
12216 #define SPDIFRX_IFCR_SBDCF SPDIFRX_IFCR_SBDCF_Msk /*!<Clears the Synchronization Block Detected flag */
12217 #define SPDIFRX_IFCR_SYNCDCF_Pos (5U)
12218 #define SPDIFRX_IFCR_SYNCDCF_Msk (0x1U << SPDIFRX_IFCR_SYNCDCF_Pos) /*!< 0x00000020 */
12219 #define SPDIFRX_IFCR_SYNCDCF SPDIFRX_IFCR_SYNCDCF_Msk /*!<Clears the Synchronization Done flag */
12220
12221 /******************* Bit definition for SPDIFRX_DR register (DRFMT = 0b00 case) *******************/
12222 #define SPDIFRX_DR0_DR_Pos (0U)
12223 #define SPDIFRX_DR0_DR_Msk (0xFFFFFFU << SPDIFRX_DR0_DR_Pos) /*!< 0x00FFFFFF */
12224 #define SPDIFRX_DR0_DR SPDIFRX_DR0_DR_Msk /*!<Data value */
12225 #define SPDIFRX_DR0_PE_Pos (24U)
12226 #define SPDIFRX_DR0_PE_Msk (0x1U << SPDIFRX_DR0_PE_Pos) /*!< 0x01000000 */
12227 #define SPDIFRX_DR0_PE SPDIFRX_DR0_PE_Msk /*!<Parity Error bit */
12228 #define SPDIFRX_DR0_V_Pos (25U)
12229 #define SPDIFRX_DR0_V_Msk (0x1U << SPDIFRX_DR0_V_Pos) /*!< 0x02000000 */
12230 #define SPDIFRX_DR0_V SPDIFRX_DR0_V_Msk /*!<Validity bit */
12231 #define SPDIFRX_DR0_U_Pos (26U)
12232 #define SPDIFRX_DR0_U_Msk (0x1U << SPDIFRX_DR0_U_Pos) /*!< 0x04000000 */
12233 #define SPDIFRX_DR0_U SPDIFRX_DR0_U_Msk /*!<User bit */
12234 #define SPDIFRX_DR0_C_Pos (27U)
12235 #define SPDIFRX_DR0_C_Msk (0x1U << SPDIFRX_DR0_C_Pos) /*!< 0x08000000 */
12236 #define SPDIFRX_DR0_C SPDIFRX_DR0_C_Msk /*!<Channel Status bit */
12237 #define SPDIFRX_DR0_PT_Pos (28U)
12238 #define SPDIFRX_DR0_PT_Msk (0x3U << SPDIFRX_DR0_PT_Pos) /*!< 0x30000000 */
12239 #define SPDIFRX_DR0_PT SPDIFRX_DR0_PT_Msk /*!<Preamble Type */
12240
12241 /******************* Bit definition for SPDIFRX_DR register (DRFMT = 0b01 case) *******************/
12242 #define SPDIFRX_DR1_DR_Pos (8U)
12243 #define SPDIFRX_DR1_DR_Msk (0xFFFFFFU << SPDIFRX_DR1_DR_Pos) /*!< 0xFFFFFF00 */
12244 #define SPDIFRX_DR1_DR SPDIFRX_DR1_DR_Msk /*!<Data value */
12245 #define SPDIFRX_DR1_PT_Pos (4U)
12246 #define SPDIFRX_DR1_PT_Msk (0x3U << SPDIFRX_DR1_PT_Pos) /*!< 0x00000030 */
12247 #define SPDIFRX_DR1_PT SPDIFRX_DR1_PT_Msk /*!<Preamble Type */
12248 #define SPDIFRX_DR1_C_Pos (3U)
12249 #define SPDIFRX_DR1_C_Msk (0x1U << SPDIFRX_DR1_C_Pos) /*!< 0x00000008 */
12250 #define SPDIFRX_DR1_C SPDIFRX_DR1_C_Msk /*!<Channel Status bit */
12251 #define SPDIFRX_DR1_U_Pos (2U)
12252 #define SPDIFRX_DR1_U_Msk (0x1U << SPDIFRX_DR1_U_Pos) /*!< 0x00000004 */
12253 #define SPDIFRX_DR1_U SPDIFRX_DR1_U_Msk /*!<User bit */
12254 #define SPDIFRX_DR1_V_Pos (1U)
12255 #define SPDIFRX_DR1_V_Msk (0x1U << SPDIFRX_DR1_V_Pos) /*!< 0x00000002 */
12256 #define SPDIFRX_DR1_V SPDIFRX_DR1_V_Msk /*!<Validity bit */
12257 #define SPDIFRX_DR1_PE_Pos (0U)
12258 #define SPDIFRX_DR1_PE_Msk (0x1U << SPDIFRX_DR1_PE_Pos) /*!< 0x00000001 */
12259 #define SPDIFRX_DR1_PE SPDIFRX_DR1_PE_Msk /*!<Parity Error bit */
12260
12261 /******************* Bit definition for SPDIFRX_DR register (DRFMT = 0b10 case) *******************/
12262 #define SPDIFRX_DR1_DRNL1_Pos (16U)
12263 #define SPDIFRX_DR1_DRNL1_Msk (0xFFFFU << SPDIFRX_DR1_DRNL1_Pos) /*!< 0xFFFF0000 */
12264 #define SPDIFRX_DR1_DRNL1 SPDIFRX_DR1_DRNL1_Msk /*!<Data value Channel B */
12265 #define SPDIFRX_DR1_DRNL2_Pos (0U)
12266 #define SPDIFRX_DR1_DRNL2_Msk (0xFFFFU << SPDIFRX_DR1_DRNL2_Pos) /*!< 0x0000FFFF */
12267 #define SPDIFRX_DR1_DRNL2 SPDIFRX_DR1_DRNL2_Msk /*!<Data value Channel A */
12268
12269 /******************* Bit definition for SPDIFRX_CSR register *******************/
12270 #define SPDIFRX_CSR_USR_Pos (0U)
12271 #define SPDIFRX_CSR_USR_Msk (0xFFFFU << SPDIFRX_CSR_USR_Pos) /*!< 0x0000FFFF */
12272 #define SPDIFRX_CSR_USR SPDIFRX_CSR_USR_Msk /*!<User data information */
12273 #define SPDIFRX_CSR_CS_Pos (16U)
12274 #define SPDIFRX_CSR_CS_Msk (0xFFU << SPDIFRX_CSR_CS_Pos) /*!< 0x00FF0000 */
12275 #define SPDIFRX_CSR_CS SPDIFRX_CSR_CS_Msk /*!<Channel A status information */
12276 #define SPDIFRX_CSR_SOB_Pos (24U)
12277 #define SPDIFRX_CSR_SOB_Msk (0x1U << SPDIFRX_CSR_SOB_Pos) /*!< 0x01000000 */
12278 #define SPDIFRX_CSR_SOB SPDIFRX_CSR_SOB_Msk /*!<Start Of Block */
12279
12280 /******************* Bit definition for SPDIFRX_DIR register *******************/
12281 #define SPDIFRX_DIR_THI_Pos (0U)
12282 #define SPDIFRX_DIR_THI_Msk (0x13FFU << SPDIFRX_DIR_THI_Pos) /*!< 0x000013FF */
12283 #define SPDIFRX_DIR_THI SPDIFRX_DIR_THI_Msk /*!<Threshold LOW */
12284 #define SPDIFRX_DIR_TLO_Pos (16U)
12285 #define SPDIFRX_DIR_TLO_Msk (0x1FFFU << SPDIFRX_DIR_TLO_Pos) /*!< 0x1FFF0000 */
12286 #define SPDIFRX_DIR_TLO SPDIFRX_DIR_TLO_Msk /*!<Threshold HIGH */
12287
12288
12289 /******************************************************************************/
12290 /* */
12291 /* SD host Interface */
12292 /* */
12293 /******************************************************************************/
12294 /****************** Bit definition for SDIO_POWER register ******************/
12295 #define SDIO_POWER_PWRCTRL_Pos (0U)
12296 #define SDIO_POWER_PWRCTRL_Msk (0x3U << SDIO_POWER_PWRCTRL_Pos) /*!< 0x00000003 */
12297 #define SDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk /*!<PWRCTRL[1:0] bits (Power supply control bits) */
12298 #define SDIO_POWER_PWRCTRL_0 (0x1U << SDIO_POWER_PWRCTRL_Pos) /*!< 0x01 */
12299 #define SDIO_POWER_PWRCTRL_1 (0x2U << SDIO_POWER_PWRCTRL_Pos) /*!< 0x02 */
12300
12301 /****************** Bit definition for SDIO_CLKCR register ******************/
12302 #define SDIO_CLKCR_CLKDIV_Pos (0U)
12303 #define SDIO_CLKCR_CLKDIV_Msk (0xFFU << SDIO_CLKCR_CLKDIV_Pos) /*!< 0x000000FF */
12304 #define SDIO_CLKCR_CLKDIV SDIO_CLKCR_CLKDIV_Msk /*!<Clock divide factor */
12305 #define SDIO_CLKCR_CLKEN_Pos (8U)
12306 #define SDIO_CLKCR_CLKEN_Msk (0x1U << SDIO_CLKCR_CLKEN_Pos) /*!< 0x00000100 */
12307 #define SDIO_CLKCR_CLKEN SDIO_CLKCR_CLKEN_Msk /*!<Clock enable bit */
12308 #define SDIO_CLKCR_PWRSAV_Pos (9U)
12309 #define SDIO_CLKCR_PWRSAV_Msk (0x1U << SDIO_CLKCR_PWRSAV_Pos) /*!< 0x00000200 */
12310 #define SDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk /*!<Power saving configuration bit */
12311 #define SDIO_CLKCR_BYPASS_Pos (10U)
12312 #define SDIO_CLKCR_BYPASS_Msk (0x1U << SDIO_CLKCR_BYPASS_Pos) /*!< 0x00000400 */
12313 #define SDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk /*!<Clock divider bypass enable bit */
12314
12315 #define SDIO_CLKCR_WIDBUS_Pos (11U)
12316 #define SDIO_CLKCR_WIDBUS_Msk (0x3U << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x00001800 */
12317 #define SDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
12318 #define SDIO_CLKCR_WIDBUS_0 (0x1U << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x0800 */
12319 #define SDIO_CLKCR_WIDBUS_1 (0x2U << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x1000 */
12320
12321 #define SDIO_CLKCR_NEGEDGE_Pos (13U)
12322 #define SDIO_CLKCR_NEGEDGE_Msk (0x1U << SDIO_CLKCR_NEGEDGE_Pos) /*!< 0x00002000 */
12323 #define SDIO_CLKCR_NEGEDGE SDIO_CLKCR_NEGEDGE_Msk /*!<SDIO_CK dephasing selection bit */
12324 #define SDIO_CLKCR_HWFC_EN_Pos (14U)
12325 #define SDIO_CLKCR_HWFC_EN_Msk (0x1U << SDIO_CLKCR_HWFC_EN_Pos) /*!< 0x00004000 */
12326 #define SDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk /*!<HW Flow Control enable */
12327
12328 /******************* Bit definition for SDIO_ARG register *******************/
12329 #define SDIO_ARG_CMDARG_Pos (0U)
12330 #define SDIO_ARG_CMDARG_Msk (0xFFFFFFFFU << SDIO_ARG_CMDARG_Pos) /*!< 0xFFFFFFFF */
12331 #define SDIO_ARG_CMDARG SDIO_ARG_CMDARG_Msk /*!<Command argument */
12332
12333 /******************* Bit definition for SDIO_CMD register *******************/
12334 #define SDIO_CMD_CMDINDEX_Pos (0U)
12335 #define SDIO_CMD_CMDINDEX_Msk (0x3FU << SDIO_CMD_CMDINDEX_Pos) /*!< 0x0000003F */
12336 #define SDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk /*!<Command Index */
12337
12338 #define SDIO_CMD_WAITRESP_Pos (6U)
12339 #define SDIO_CMD_WAITRESP_Msk (0x3U << SDIO_CMD_WAITRESP_Pos) /*!< 0x000000C0 */
12340 #define SDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk /*!<WAITRESP[1:0] bits (Wait for response bits) */
12341 #define SDIO_CMD_WAITRESP_0 (0x1U << SDIO_CMD_WAITRESP_Pos) /*!< 0x0040 */
12342 #define SDIO_CMD_WAITRESP_1 (0x2U << SDIO_CMD_WAITRESP_Pos) /*!< 0x0080 */
12343
12344 #define SDIO_CMD_WAITINT_Pos (8U)
12345 #define SDIO_CMD_WAITINT_Msk (0x1U << SDIO_CMD_WAITINT_Pos) /*!< 0x00000100 */
12346 #define SDIO_CMD_WAITINT SDIO_CMD_WAITINT_Msk /*!<CPSM Waits for Interrupt Request */
12347 #define SDIO_CMD_WAITPEND_Pos (9U)
12348 #define SDIO_CMD_WAITPEND_Msk (0x1U << SDIO_CMD_WAITPEND_Pos) /*!< 0x00000200 */
12349 #define SDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
12350 #define SDIO_CMD_CPSMEN_Pos (10U)
12351 #define SDIO_CMD_CPSMEN_Msk (0x1U << SDIO_CMD_CPSMEN_Pos) /*!< 0x00000400 */
12352 #define SDIO_CMD_CPSMEN SDIO_CMD_CPSMEN_Msk /*!<Command path state machine (CPSM) Enable bit */
12353 #define SDIO_CMD_SDIOSUSPEND_Pos (11U)
12354 #define SDIO_CMD_SDIOSUSPEND_Msk (0x1U << SDIO_CMD_SDIOSUSPEND_Pos) /*!< 0x00000800 */
12355 #define SDIO_CMD_SDIOSUSPEND SDIO_CMD_SDIOSUSPEND_Msk /*!<SD I/O suspend command */
12356
12357 /***************** Bit definition for SDIO_RESPCMD register *****************/
12358 #define SDIO_RESPCMD_RESPCMD_Pos (0U)
12359 #define SDIO_RESPCMD_RESPCMD_Msk (0x3FU << SDIO_RESPCMD_RESPCMD_Pos) /*!< 0x0000003F */
12360 #define SDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk /*!<Response command index */
12361
12362 /****************** Bit definition for SDIO_RESP0 register ******************/
12363 #define SDIO_RESP0_CARDSTATUS0_Pos (0U)
12364 #define SDIO_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFU << SDIO_RESP0_CARDSTATUS0_Pos) /*!< 0xFFFFFFFF */
12365 #define SDIO_RESP0_CARDSTATUS0 SDIO_RESP0_CARDSTATUS0_Msk /*!<Card Status */
12366
12367 /****************** Bit definition for SDIO_RESP1 register ******************/
12368 #define SDIO_RESP1_CARDSTATUS1_Pos (0U)
12369 #define SDIO_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFU << SDIO_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */
12370 #define SDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk /*!<Card Status */
12371
12372 /****************** Bit definition for SDIO_RESP2 register ******************/
12373 #define SDIO_RESP2_CARDSTATUS2_Pos (0U)
12374 #define SDIO_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFU << SDIO_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */
12375 #define SDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk /*!<Card Status */
12376
12377 /****************** Bit definition for SDIO_RESP3 register ******************/
12378 #define SDIO_RESP3_CARDSTATUS3_Pos (0U)
12379 #define SDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFU << SDIO_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */
12380 #define SDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk /*!<Card Status */
12381
12382 /****************** Bit definition for SDIO_RESP4 register ******************/
12383 #define SDIO_RESP4_CARDSTATUS4_Pos (0U)
12384 #define SDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFU << SDIO_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */
12385 #define SDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk /*!<Card Status */
12386
12387 /****************** Bit definition for SDIO_DTIMER register *****************/
12388 #define SDIO_DTIMER_DATATIME_Pos (0U)
12389 #define SDIO_DTIMER_DATATIME_Msk (0xFFFFFFFFU << SDIO_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */
12390 #define SDIO_DTIMER_DATATIME SDIO_DTIMER_DATATIME_Msk /*!<Data timeout period. */
12391
12392 /****************** Bit definition for SDIO_DLEN register *******************/
12393 #define SDIO_DLEN_DATALENGTH_Pos (0U)
12394 #define SDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFU << SDIO_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */
12395 #define SDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk /*!<Data length value */
12396
12397 /****************** Bit definition for SDIO_DCTRL register ******************/
12398 #define SDIO_DCTRL_DTEN_Pos (0U)
12399 #define SDIO_DCTRL_DTEN_Msk (0x1U << SDIO_DCTRL_DTEN_Pos) /*!< 0x00000001 */
12400 #define SDIO_DCTRL_DTEN SDIO_DCTRL_DTEN_Msk /*!<Data transfer enabled bit */
12401 #define SDIO_DCTRL_DTDIR_Pos (1U)
12402 #define SDIO_DCTRL_DTDIR_Msk (0x1U << SDIO_DCTRL_DTDIR_Pos) /*!< 0x00000002 */
12403 #define SDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk /*!<Data transfer direction selection */
12404 #define SDIO_DCTRL_DTMODE_Pos (2U)
12405 #define SDIO_DCTRL_DTMODE_Msk (0x1U << SDIO_DCTRL_DTMODE_Pos) /*!< 0x00000004 */
12406 #define SDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk /*!<Data transfer mode selection */
12407 #define SDIO_DCTRL_DMAEN_Pos (3U)
12408 #define SDIO_DCTRL_DMAEN_Msk (0x1U << SDIO_DCTRL_DMAEN_Pos) /*!< 0x00000008 */
12409 #define SDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk /*!<DMA enabled bit */
12410
12411 #define SDIO_DCTRL_DBLOCKSIZE_Pos (4U)
12412 #define SDIO_DCTRL_DBLOCKSIZE_Msk (0xFU << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x000000F0 */
12413 #define SDIO_DCTRL_DBLOCKSIZE SDIO_DCTRL_DBLOCKSIZE_Msk /*!<DBLOCKSIZE[3:0] bits (Data block size) */
12414 #define SDIO_DCTRL_DBLOCKSIZE_0 (0x1U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0010 */
12415 #define SDIO_DCTRL_DBLOCKSIZE_1 (0x2U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0020 */
12416 #define SDIO_DCTRL_DBLOCKSIZE_2 (0x4U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0040 */
12417 #define SDIO_DCTRL_DBLOCKSIZE_3 (0x8U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0080 */
12418
12419 #define SDIO_DCTRL_RWSTART_Pos (8U)
12420 #define SDIO_DCTRL_RWSTART_Msk (0x1U << SDIO_DCTRL_RWSTART_Pos) /*!< 0x00000100 */
12421 #define SDIO_DCTRL_RWSTART SDIO_DCTRL_RWSTART_Msk /*!<Read wait start */
12422 #define SDIO_DCTRL_RWSTOP_Pos (9U)
12423 #define SDIO_DCTRL_RWSTOP_Msk (0x1U << SDIO_DCTRL_RWSTOP_Pos) /*!< 0x00000200 */
12424 #define SDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk /*!<Read wait stop */
12425 #define SDIO_DCTRL_RWMOD_Pos (10U)
12426 #define SDIO_DCTRL_RWMOD_Msk (0x1U << SDIO_DCTRL_RWMOD_Pos) /*!< 0x00000400 */
12427 #define SDIO_DCTRL_RWMOD SDIO_DCTRL_RWMOD_Msk /*!<Read wait mode */
12428 #define SDIO_DCTRL_SDIOEN_Pos (11U)
12429 #define SDIO_DCTRL_SDIOEN_Msk (0x1U << SDIO_DCTRL_SDIOEN_Pos) /*!< 0x00000800 */
12430 #define SDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk /*!<SD I/O enable functions */
12431
12432 /****************** Bit definition for SDIO_DCOUNT register *****************/
12433 #define SDIO_DCOUNT_DATACOUNT_Pos (0U)
12434 #define SDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFU << SDIO_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */
12435 #define SDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk /*!<Data count value */
12436
12437 /****************** Bit definition for SDIO_STA register ********************/
12438 #define SDIO_STA_CCRCFAIL_Pos (0U)
12439 #define SDIO_STA_CCRCFAIL_Msk (0x1U << SDIO_STA_CCRCFAIL_Pos) /*!< 0x00000001 */
12440 #define SDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk /*!<Command response received (CRC check failed) */
12441 #define SDIO_STA_DCRCFAIL_Pos (1U)
12442 #define SDIO_STA_DCRCFAIL_Msk (0x1U << SDIO_STA_DCRCFAIL_Pos) /*!< 0x00000002 */
12443 #define SDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk /*!<Data block sent/received (CRC check failed) */
12444 #define SDIO_STA_CTIMEOUT_Pos (2U)
12445 #define SDIO_STA_CTIMEOUT_Msk (0x1U << SDIO_STA_CTIMEOUT_Pos) /*!< 0x00000004 */
12446 #define SDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk /*!<Command response timeout */
12447 #define SDIO_STA_DTIMEOUT_Pos (3U)
12448 #define SDIO_STA_DTIMEOUT_Msk (0x1U << SDIO_STA_DTIMEOUT_Pos) /*!< 0x00000008 */
12449 #define SDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk /*!<Data timeout */
12450 #define SDIO_STA_TXUNDERR_Pos (4U)
12451 #define SDIO_STA_TXUNDERR_Msk (0x1U << SDIO_STA_TXUNDERR_Pos) /*!< 0x00000010 */
12452 #define SDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk /*!<Transmit FIFO underrun error */
12453 #define SDIO_STA_RXOVERR_Pos (5U)
12454 #define SDIO_STA_RXOVERR_Msk (0x1U << SDIO_STA_RXOVERR_Pos) /*!< 0x00000020 */
12455 #define SDIO_STA_RXOVERR SDIO_STA_RXOVERR_Msk /*!<Received FIFO overrun error */
12456 #define SDIO_STA_CMDREND_Pos (6U)
12457 #define SDIO_STA_CMDREND_Msk (0x1U << SDIO_STA_CMDREND_Pos) /*!< 0x00000040 */
12458 #define SDIO_STA_CMDREND SDIO_STA_CMDREND_Msk /*!<Command response received (CRC check passed) */
12459 #define SDIO_STA_CMDSENT_Pos (7U)
12460 #define SDIO_STA_CMDSENT_Msk (0x1U << SDIO_STA_CMDSENT_Pos) /*!< 0x00000080 */
12461 #define SDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk /*!<Command sent (no response required) */
12462 #define SDIO_STA_DATAEND_Pos (8U)
12463 #define SDIO_STA_DATAEND_Msk (0x1U << SDIO_STA_DATAEND_Pos) /*!< 0x00000100 */
12464 #define SDIO_STA_DATAEND SDIO_STA_DATAEND_Msk /*!<Data end (data counter, SDIDCOUNT, is zero) */
12465 #define SDIO_STA_DBCKEND_Pos (10U)
12466 #define SDIO_STA_DBCKEND_Msk (0x1U << SDIO_STA_DBCKEND_Pos) /*!< 0x00000400 */
12467 #define SDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk /*!<Data block sent/received (CRC check passed) */
12468 #define SDIO_STA_CMDACT_Pos (11U)
12469 #define SDIO_STA_CMDACT_Msk (0x1U << SDIO_STA_CMDACT_Pos) /*!< 0x00000800 */
12470 #define SDIO_STA_CMDACT SDIO_STA_CMDACT_Msk /*!<Command transfer in progress */
12471 #define SDIO_STA_TXACT_Pos (12U)
12472 #define SDIO_STA_TXACT_Msk (0x1U << SDIO_STA_TXACT_Pos) /*!< 0x00001000 */
12473 #define SDIO_STA_TXACT SDIO_STA_TXACT_Msk /*!<Data transmit in progress */
12474 #define SDIO_STA_RXACT_Pos (13U)
12475 #define SDIO_STA_RXACT_Msk (0x1U << SDIO_STA_RXACT_Pos) /*!< 0x00002000 */
12476 #define SDIO_STA_RXACT SDIO_STA_RXACT_Msk /*!<Data receive in progress */
12477 #define SDIO_STA_TXFIFOHE_Pos (14U)
12478 #define SDIO_STA_TXFIFOHE_Msk (0x1U << SDIO_STA_TXFIFOHE_Pos) /*!< 0x00004000 */
12479 #define SDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
12480 #define SDIO_STA_RXFIFOHF_Pos (15U)
12481 #define SDIO_STA_RXFIFOHF_Msk (0x1U << SDIO_STA_RXFIFOHF_Pos) /*!< 0x00008000 */
12482 #define SDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
12483 #define SDIO_STA_TXFIFOF_Pos (16U)
12484 #define SDIO_STA_TXFIFOF_Msk (0x1U << SDIO_STA_TXFIFOF_Pos) /*!< 0x00010000 */
12485 #define SDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk /*!<Transmit FIFO full */
12486 #define SDIO_STA_RXFIFOF_Pos (17U)
12487 #define SDIO_STA_RXFIFOF_Msk (0x1U << SDIO_STA_RXFIFOF_Pos) /*!< 0x00020000 */
12488 #define SDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk /*!<Receive FIFO full */
12489 #define SDIO_STA_TXFIFOE_Pos (18U)
12490 #define SDIO_STA_TXFIFOE_Msk (0x1U << SDIO_STA_TXFIFOE_Pos) /*!< 0x00040000 */
12491 #define SDIO_STA_TXFIFOE SDIO_STA_TXFIFOE_Msk /*!<Transmit FIFO empty */
12492 #define SDIO_STA_RXFIFOE_Pos (19U)
12493 #define SDIO_STA_RXFIFOE_Msk (0x1U << SDIO_STA_RXFIFOE_Pos) /*!< 0x00080000 */
12494 #define SDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk /*!<Receive FIFO empty */
12495 #define SDIO_STA_TXDAVL_Pos (20U)
12496 #define SDIO_STA_TXDAVL_Msk (0x1U << SDIO_STA_TXDAVL_Pos) /*!< 0x00100000 */
12497 #define SDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk /*!<Data available in transmit FIFO */
12498 #define SDIO_STA_RXDAVL_Pos (21U)
12499 #define SDIO_STA_RXDAVL_Msk (0x1U << SDIO_STA_RXDAVL_Pos) /*!< 0x00200000 */
12500 #define SDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk /*!<Data available in receive FIFO */
12501 #define SDIO_STA_SDIOIT_Pos (22U)
12502 #define SDIO_STA_SDIOIT_Msk (0x1U << SDIO_STA_SDIOIT_Pos) /*!< 0x00400000 */
12503 #define SDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk /*!<SDIO interrupt received */
12504
12505 /******************* Bit definition for SDIO_ICR register *******************/
12506 #define SDIO_ICR_CCRCFAILC_Pos (0U)
12507 #define SDIO_ICR_CCRCFAILC_Msk (0x1U << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
12508 #define SDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk /*!<CCRCFAIL flag clear bit */
12509 #define SDIO_ICR_DCRCFAILC_Pos (1U)
12510 #define SDIO_ICR_DCRCFAILC_Msk (0x1U << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
12511 #define SDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk /*!<DCRCFAIL flag clear bit */
12512 #define SDIO_ICR_CTIMEOUTC_Pos (2U)
12513 #define SDIO_ICR_CTIMEOUTC_Msk (0x1U << SDIO_ICR_CTIMEOUTC_Pos) /*!< 0x00000004 */
12514 #define SDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk /*!<CTIMEOUT flag clear bit */
12515 #define SDIO_ICR_DTIMEOUTC_Pos (3U)
12516 #define SDIO_ICR_DTIMEOUTC_Msk (0x1U << SDIO_ICR_DTIMEOUTC_Pos) /*!< 0x00000008 */
12517 #define SDIO_ICR_DTIMEOUTC SDIO_ICR_DTIMEOUTC_Msk /*!<DTIMEOUT flag clear bit */
12518 #define SDIO_ICR_TXUNDERRC_Pos (4U)
12519 #define SDIO_ICR_TXUNDERRC_Msk (0x1U << SDIO_ICR_TXUNDERRC_Pos) /*!< 0x00000010 */
12520 #define SDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk /*!<TXUNDERR flag clear bit */
12521 #define SDIO_ICR_RXOVERRC_Pos (5U)
12522 #define SDIO_ICR_RXOVERRC_Msk (0x1U << SDIO_ICR_RXOVERRC_Pos) /*!< 0x00000020 */
12523 #define SDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk /*!<RXOVERR flag clear bit */
12524 #define SDIO_ICR_CMDRENDC_Pos (6U)
12525 #define SDIO_ICR_CMDRENDC_Msk (0x1U << SDIO_ICR_CMDRENDC_Pos) /*!< 0x00000040 */
12526 #define SDIO_ICR_CMDRENDC SDIO_ICR_CMDRENDC_Msk /*!<CMDREND flag clear bit */
12527 #define SDIO_ICR_CMDSENTC_Pos (7U)
12528 #define SDIO_ICR_CMDSENTC_Msk (0x1U << SDIO_ICR_CMDSENTC_Pos) /*!< 0x00000080 */
12529 #define SDIO_ICR_CMDSENTC SDIO_ICR_CMDSENTC_Msk /*!<CMDSENT flag clear bit */
12530 #define SDIO_ICR_DATAENDC_Pos (8U)
12531 #define SDIO_ICR_DATAENDC_Msk (0x1U << SDIO_ICR_DATAENDC_Pos) /*!< 0x00000100 */
12532 #define SDIO_ICR_DATAENDC SDIO_ICR_DATAENDC_Msk /*!<DATAEND flag clear bit */
12533 #define SDIO_ICR_DBCKENDC_Pos (10U)
12534 #define SDIO_ICR_DBCKENDC_Msk (0x1U << SDIO_ICR_DBCKENDC_Pos) /*!< 0x00000400 */
12535 #define SDIO_ICR_DBCKENDC SDIO_ICR_DBCKENDC_Msk /*!<DBCKEND flag clear bit */
12536 #define SDIO_ICR_SDIOITC_Pos (22U)
12537 #define SDIO_ICR_SDIOITC_Msk (0x1U << SDIO_ICR_SDIOITC_Pos) /*!< 0x00400000 */
12538 #define SDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk /*!<SDIOIT flag clear bit */
12539
12540 /****************** Bit definition for SDIO_MASK register *******************/
12541 #define SDIO_MASK_CCRCFAILIE_Pos (0U)
12542 #define SDIO_MASK_CCRCFAILIE_Msk (0x1U << SDIO_MASK_CCRCFAILIE_Pos) /*!< 0x00000001 */
12543 #define SDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk /*!<Command CRC Fail Interrupt Enable */
12544 #define SDIO_MASK_DCRCFAILIE_Pos (1U)
12545 #define SDIO_MASK_DCRCFAILIE_Msk (0x1U << SDIO_MASK_DCRCFAILIE_Pos) /*!< 0x00000002 */
12546 #define SDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk /*!<Data CRC Fail Interrupt Enable */
12547 #define SDIO_MASK_CTIMEOUTIE_Pos (2U)
12548 #define SDIO_MASK_CTIMEOUTIE_Msk (0x1U << SDIO_MASK_CTIMEOUTIE_Pos) /*!< 0x00000004 */
12549 #define SDIO_MASK_CTIMEOUTIE SDIO_MASK_CTIMEOUTIE_Msk /*!<Command TimeOut Interrupt Enable */
12550 #define SDIO_MASK_DTIMEOUTIE_Pos (3U)
12551 #define SDIO_MASK_DTIMEOUTIE_Msk (0x1U << SDIO_MASK_DTIMEOUTIE_Pos) /*!< 0x00000008 */
12552 #define SDIO_MASK_DTIMEOUTIE SDIO_MASK_DTIMEOUTIE_Msk /*!<Data TimeOut Interrupt Enable */
12553 #define SDIO_MASK_TXUNDERRIE_Pos (4U)
12554 #define SDIO_MASK_TXUNDERRIE_Msk (0x1U << SDIO_MASK_TXUNDERRIE_Pos) /*!< 0x00000010 */
12555 #define SDIO_MASK_TXUNDERRIE SDIO_MASK_TXUNDERRIE_Msk /*!<Tx FIFO UnderRun Error Interrupt Enable */
12556 #define SDIO_MASK_RXOVERRIE_Pos (5U)
12557 #define SDIO_MASK_RXOVERRIE_Msk (0x1U << SDIO_MASK_RXOVERRIE_Pos) /*!< 0x00000020 */
12558 #define SDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk /*!<Rx FIFO OverRun Error Interrupt Enable */
12559 #define SDIO_MASK_CMDRENDIE_Pos (6U)
12560 #define SDIO_MASK_CMDRENDIE_Msk (0x1U << SDIO_MASK_CMDRENDIE_Pos) /*!< 0x00000040 */
12561 #define SDIO_MASK_CMDRENDIE SDIO_MASK_CMDRENDIE_Msk /*!<Command Response Received Interrupt Enable */
12562 #define SDIO_MASK_CMDSENTIE_Pos (7U)
12563 #define SDIO_MASK_CMDSENTIE_Msk (0x1U << SDIO_MASK_CMDSENTIE_Pos) /*!< 0x00000080 */
12564 #define SDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk /*!<Command Sent Interrupt Enable */
12565 #define SDIO_MASK_DATAENDIE_Pos (8U)
12566 #define SDIO_MASK_DATAENDIE_Msk (0x1U << SDIO_MASK_DATAENDIE_Pos) /*!< 0x00000100 */
12567 #define SDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk /*!<Data End Interrupt Enable */
12568 #define SDIO_MASK_DBCKENDIE_Pos (10U)
12569 #define SDIO_MASK_DBCKENDIE_Msk (0x1U << SDIO_MASK_DBCKENDIE_Pos) /*!< 0x00000400 */
12570 #define SDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk /*!<Data Block End Interrupt Enable */
12571 #define SDIO_MASK_CMDACTIE_Pos (11U)
12572 #define SDIO_MASK_CMDACTIE_Msk (0x1U << SDIO_MASK_CMDACTIE_Pos) /*!< 0x00000800 */
12573 #define SDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk /*!<CCommand Acting Interrupt Enable */
12574 #define SDIO_MASK_TXACTIE_Pos (12U)
12575 #define SDIO_MASK_TXACTIE_Msk (0x1U << SDIO_MASK_TXACTIE_Pos) /*!< 0x00001000 */
12576 #define SDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk /*!<Data Transmit Acting Interrupt Enable */
12577 #define SDIO_MASK_RXACTIE_Pos (13U)
12578 #define SDIO_MASK_RXACTIE_Msk (0x1U << SDIO_MASK_RXACTIE_Pos) /*!< 0x00002000 */
12579 #define SDIO_MASK_RXACTIE SDIO_MASK_RXACTIE_Msk /*!<Data receive acting interrupt enabled */
12580 #define SDIO_MASK_TXFIFOHEIE_Pos (14U)
12581 #define SDIO_MASK_TXFIFOHEIE_Msk (0x1U << SDIO_MASK_TXFIFOHEIE_Pos) /*!< 0x00004000 */
12582 #define SDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk /*!<Tx FIFO Half Empty interrupt Enable */
12583 #define SDIO_MASK_RXFIFOHFIE_Pos (15U)
12584 #define SDIO_MASK_RXFIFOHFIE_Msk (0x1U << SDIO_MASK_RXFIFOHFIE_Pos) /*!< 0x00008000 */
12585 #define SDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk /*!<Rx FIFO Half Full interrupt Enable */
12586 #define SDIO_MASK_TXFIFOFIE_Pos (16U)
12587 #define SDIO_MASK_TXFIFOFIE_Msk (0x1U << SDIO_MASK_TXFIFOFIE_Pos) /*!< 0x00010000 */
12588 #define SDIO_MASK_TXFIFOFIE SDIO_MASK_TXFIFOFIE_Msk /*!<Tx FIFO Full interrupt Enable */
12589 #define SDIO_MASK_RXFIFOFIE_Pos (17U)
12590 #define SDIO_MASK_RXFIFOFIE_Msk (0x1U << SDIO_MASK_RXFIFOFIE_Pos) /*!< 0x00020000 */
12591 #define SDIO_MASK_RXFIFOFIE SDIO_MASK_RXFIFOFIE_Msk /*!<Rx FIFO Full interrupt Enable */
12592 #define SDIO_MASK_TXFIFOEIE_Pos (18U)
12593 #define SDIO_MASK_TXFIFOEIE_Msk (0x1U << SDIO_MASK_TXFIFOEIE_Pos) /*!< 0x00040000 */
12594 #define SDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk /*!<Tx FIFO Empty interrupt Enable */
12595 #define SDIO_MASK_RXFIFOEIE_Pos (19U)
12596 #define SDIO_MASK_RXFIFOEIE_Msk (0x1U << SDIO_MASK_RXFIFOEIE_Pos) /*!< 0x00080000 */
12597 #define SDIO_MASK_RXFIFOEIE SDIO_MASK_RXFIFOEIE_Msk /*!<Rx FIFO Empty interrupt Enable */
12598 #define SDIO_MASK_TXDAVLIE_Pos (20U)
12599 #define SDIO_MASK_TXDAVLIE_Msk (0x1U << SDIO_MASK_TXDAVLIE_Pos) /*!< 0x00100000 */
12600 #define SDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk /*!<Data available in Tx FIFO interrupt Enable */
12601 #define SDIO_MASK_RXDAVLIE_Pos (21U)
12602 #define SDIO_MASK_RXDAVLIE_Msk (0x1U << SDIO_MASK_RXDAVLIE_Pos) /*!< 0x00200000 */
12603 #define SDIO_MASK_RXDAVLIE SDIO_MASK_RXDAVLIE_Msk /*!<Data available in Rx FIFO interrupt Enable */
12604 #define SDIO_MASK_SDIOITIE_Pos (22U)
12605 #define SDIO_MASK_SDIOITIE_Msk (0x1U << SDIO_MASK_SDIOITIE_Pos) /*!< 0x00400000 */
12606 #define SDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk /*!<SDIO Mode Interrupt Received interrupt Enable */
12607
12608 /***************** Bit definition for SDIO_FIFOCNT register *****************/
12609 #define SDIO_FIFOCNT_FIFOCOUNT_Pos (0U)
12610 #define SDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFU << SDIO_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */
12611 #define SDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk /*!<Remaining number of words to be written to or read from the FIFO */
12612
12613 /****************** Bit definition for SDIO_FIFO register *******************/
12614 #define SDIO_FIFO_FIFODATA_Pos (0U)
12615 #define SDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFU << SDIO_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */
12616 #define SDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk /*!<Receive and transmit FIFO data */
12617
12618 /******************************************************************************/
12619 /* */
12620 /* Serial Peripheral Interface */
12621 /* */
12622 /******************************************************************************/
12623 #define I2S_APB1_APB2_FEATURE /*!< I2S IP's are splited between RCC APB1 and APB2 interfaces */
12624
12625 /******************* Bit definition for SPI_CR1 register ********************/
12626 #define SPI_CR1_CPHA_Pos (0U)
12627 #define SPI_CR1_CPHA_Msk (0x1U << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */
12628 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!<Clock Phase */
12629 #define SPI_CR1_CPOL_Pos (1U)
12630 #define SPI_CR1_CPOL_Msk (0x1U << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */
12631 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity */
12632 #define SPI_CR1_MSTR_Pos (2U)
12633 #define SPI_CR1_MSTR_Msk (0x1U << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */
12634 #define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!<Master Selection */
12635
12636 #define SPI_CR1_BR_Pos (3U)
12637 #define SPI_CR1_BR_Msk (0x7U << SPI_CR1_BR_Pos) /*!< 0x00000038 */
12638 #define SPI_CR1_BR SPI_CR1_BR_Msk /*!<BR[2:0] bits (Baud Rate Control) */
12639 #define SPI_CR1_BR_0 (0x1U << SPI_CR1_BR_Pos) /*!< 0x00000008 */
12640 #define SPI_CR1_BR_1 (0x2U << SPI_CR1_BR_Pos) /*!< 0x00000010 */
12641 #define SPI_CR1_BR_2 (0x4U << SPI_CR1_BR_Pos) /*!< 0x00000020 */
12642
12643 #define SPI_CR1_SPE_Pos (6U)
12644 #define SPI_CR1_SPE_Msk (0x1U << SPI_CR1_SPE_Pos) /*!< 0x00000040 */
12645 #define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!<SPI Enable */
12646 #define SPI_CR1_LSBFIRST_Pos (7U)
12647 #define SPI_CR1_LSBFIRST_Msk (0x1U << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */
12648 #define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!<Frame Format */
12649 #define SPI_CR1_SSI_Pos (8U)
12650 #define SPI_CR1_SSI_Msk (0x1U << SPI_CR1_SSI_Pos) /*!< 0x00000100 */
12651 #define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!<Internal slave select */
12652 #define SPI_CR1_SSM_Pos (9U)
12653 #define SPI_CR1_SSM_Msk (0x1U << SPI_CR1_SSM_Pos) /*!< 0x00000200 */
12654 #define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!<Software slave management */
12655 #define SPI_CR1_RXONLY_Pos (10U)
12656 #define SPI_CR1_RXONLY_Msk (0x1U << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */
12657 #define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!<Receive only */
12658 #define SPI_CR1_DFF_Pos (11U)
12659 #define SPI_CR1_DFF_Msk (0x1U << SPI_CR1_DFF_Pos) /*!< 0x00000800 */
12660 #define SPI_CR1_DFF SPI_CR1_DFF_Msk /*!<Data Frame Format */
12661 #define SPI_CR1_CRCNEXT_Pos (12U)
12662 #define SPI_CR1_CRCNEXT_Msk (0x1U << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */
12663 #define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!<Transmit CRC next */
12664 #define SPI_CR1_CRCEN_Pos (13U)
12665 #define SPI_CR1_CRCEN_Msk (0x1U << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */
12666 #define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!<Hardware CRC calculation enable */
12667 #define SPI_CR1_BIDIOE_Pos (14U)
12668 #define SPI_CR1_BIDIOE_Msk (0x1U << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */
12669 #define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!<Output enable in bidirectional mode */
12670 #define SPI_CR1_BIDIMODE_Pos (15U)
12671 #define SPI_CR1_BIDIMODE_Msk (0x1U << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */
12672 #define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!<Bidirectional data mode enable */
12673
12674 /******************* Bit definition for SPI_CR2 register ********************/
12675 #define SPI_CR2_RXDMAEN_Pos (0U)
12676 #define SPI_CR2_RXDMAEN_Msk (0x1U << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */
12677 #define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!<Rx Buffer DMA Enable */
12678 #define SPI_CR2_TXDMAEN_Pos (1U)
12679 #define SPI_CR2_TXDMAEN_Msk (0x1U << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */
12680 #define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!<Tx Buffer DMA Enable */
12681 #define SPI_CR2_SSOE_Pos (2U)
12682 #define SPI_CR2_SSOE_Msk (0x1U << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */
12683 #define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!<SS Output Enable */
12684 #define SPI_CR2_FRF_Pos (4U)
12685 #define SPI_CR2_FRF_Msk (0x1U << SPI_CR2_FRF_Pos) /*!< 0x00000010 */
12686 #define SPI_CR2_FRF SPI_CR2_FRF_Msk /*!<Frame Format */
12687 #define SPI_CR2_ERRIE_Pos (5U)
12688 #define SPI_CR2_ERRIE_Msk (0x1U << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */
12689 #define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!<Error Interrupt Enable */
12690 #define SPI_CR2_RXNEIE_Pos (6U)
12691 #define SPI_CR2_RXNEIE_Msk (0x1U << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */
12692 #define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!<RX buffer Not Empty Interrupt Enable */
12693 #define SPI_CR2_TXEIE_Pos (7U)
12694 #define SPI_CR2_TXEIE_Msk (0x1U << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */
12695 #define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!<Tx buffer Empty Interrupt Enable */
12696
12697 /******************** Bit definition for SPI_SR register ********************/
12698 #define SPI_SR_RXNE_Pos (0U)
12699 #define SPI_SR_RXNE_Msk (0x1U << SPI_SR_RXNE_Pos) /*!< 0x00000001 */
12700 #define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!<Receive buffer Not Empty */
12701 #define SPI_SR_TXE_Pos (1U)
12702 #define SPI_SR_TXE_Msk (0x1U << SPI_SR_TXE_Pos) /*!< 0x00000002 */
12703 #define SPI_SR_TXE SPI_SR_TXE_Msk /*!<Transmit buffer Empty */
12704 #define SPI_SR_CHSIDE_Pos (2U)
12705 #define SPI_SR_CHSIDE_Msk (0x1U << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */
12706 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!<Channel side */
12707 #define SPI_SR_UDR_Pos (3U)
12708 #define SPI_SR_UDR_Msk (0x1U << SPI_SR_UDR_Pos) /*!< 0x00000008 */
12709 #define SPI_SR_UDR SPI_SR_UDR_Msk /*!<Underrun flag */
12710 #define SPI_SR_CRCERR_Pos (4U)
12711 #define SPI_SR_CRCERR_Msk (0x1U << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */
12712 #define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!<CRC Error flag */
12713 #define SPI_SR_MODF_Pos (5U)
12714 #define SPI_SR_MODF_Msk (0x1U << SPI_SR_MODF_Pos) /*!< 0x00000020 */
12715 #define SPI_SR_MODF SPI_SR_MODF_Msk /*!<Mode fault */
12716 #define SPI_SR_OVR_Pos (6U)
12717 #define SPI_SR_OVR_Msk (0x1U << SPI_SR_OVR_Pos) /*!< 0x00000040 */
12718 #define SPI_SR_OVR SPI_SR_OVR_Msk /*!<Overrun flag */
12719 #define SPI_SR_BSY_Pos (7U)
12720 #define SPI_SR_BSY_Msk (0x1U << SPI_SR_BSY_Pos) /*!< 0x00000080 */
12721 #define SPI_SR_BSY SPI_SR_BSY_Msk /*!<Busy flag */
12722 #define SPI_SR_FRE_Pos (8U)
12723 #define SPI_SR_FRE_Msk (0x1U << SPI_SR_FRE_Pos) /*!< 0x00000100 */
12724 #define SPI_SR_FRE SPI_SR_FRE_Msk /*!<Frame format error flag */
12725
12726 /******************** Bit definition for SPI_DR register ********************/
12727 #define SPI_DR_DR_Pos (0U)
12728 #define SPI_DR_DR_Msk (0xFFFFU << SPI_DR_DR_Pos) /*!< 0x0000FFFF */
12729 #define SPI_DR_DR SPI_DR_DR_Msk /*!<Data Register */
12730
12731 /******************* Bit definition for SPI_CRCPR register ******************/
12732 #define SPI_CRCPR_CRCPOLY_Pos (0U)
12733 #define SPI_CRCPR_CRCPOLY_Msk (0xFFFFU << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */
12734 #define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!<CRC polynomial register */
12735
12736 /****************** Bit definition for SPI_RXCRCR register ******************/
12737 #define SPI_RXCRCR_RXCRC_Pos (0U)
12738 #define SPI_RXCRCR_RXCRC_Msk (0xFFFFU << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */
12739 #define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!<Rx CRC Register */
12740
12741 /****************** Bit definition for SPI_TXCRCR register ******************/
12742 #define SPI_TXCRCR_TXCRC_Pos (0U)
12743 #define SPI_TXCRCR_TXCRC_Msk (0xFFFFU << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */
12744 #define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!<Tx CRC Register */
12745
12746 /****************** Bit definition for SPI_I2SCFGR register *****************/
12747 #define SPI_I2SCFGR_CHLEN_Pos (0U)
12748 #define SPI_I2SCFGR_CHLEN_Msk (0x1U << SPI_I2SCFGR_CHLEN_Pos) /*!< 0x00000001 */
12749 #define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk /*!<Channel length (number of bits per audio channel) */
12750
12751 #define SPI_I2SCFGR_DATLEN_Pos (1U)
12752 #define SPI_I2SCFGR_DATLEN_Msk (0x3U << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000006 */
12753 #define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk /*!<DATLEN[1:0] bits (Data length to be transferred) */
12754 #define SPI_I2SCFGR_DATLEN_0 (0x1U << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000002 */
12755 #define SPI_I2SCFGR_DATLEN_1 (0x2U << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000004 */
12756
12757 #define SPI_I2SCFGR_CKPOL_Pos (3U)
12758 #define SPI_I2SCFGR_CKPOL_Msk (0x1U << SPI_I2SCFGR_CKPOL_Pos) /*!< 0x00000008 */
12759 #define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk /*!<steady state clock polarity */
12760
12761 #define SPI_I2SCFGR_I2SSTD_Pos (4U)
12762 #define SPI_I2SCFGR_I2SSTD_Msk (0x3U << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000030 */
12763 #define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk /*!<I2SSTD[1:0] bits (I2S standard selection) */
12764 #define SPI_I2SCFGR_I2SSTD_0 (0x1U << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000010 */
12765 #define SPI_I2SCFGR_I2SSTD_1 (0x2U << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000020 */
12766
12767 #define SPI_I2SCFGR_PCMSYNC_Pos (7U)
12768 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1U << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
12769 #define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk /*!<PCM frame synchronization */
12770
12771 #define SPI_I2SCFGR_I2SCFG_Pos (8U)
12772 #define SPI_I2SCFGR_I2SCFG_Msk (0x3U << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000300 */
12773 #define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk /*!<I2SCFG[1:0] bits (I2S configuration mode) */
12774 #define SPI_I2SCFGR_I2SCFG_0 (0x1U << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000100 */
12775 #define SPI_I2SCFGR_I2SCFG_1 (0x2U << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000200 */
12776
12777 #define SPI_I2SCFGR_I2SE_Pos (10U)
12778 #define SPI_I2SCFGR_I2SE_Msk (0x1U << SPI_I2SCFGR_I2SE_Pos) /*!< 0x00000400 */
12779 #define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk /*!<I2S Enable */
12780 #define SPI_I2SCFGR_I2SMOD_Pos (11U)
12781 #define SPI_I2SCFGR_I2SMOD_Msk (0x1U << SPI_I2SCFGR_I2SMOD_Pos) /*!< 0x00000800 */
12782 #define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk /*!<I2S mode selection */
12783 #define SPI_I2SCFGR_ASTRTEN_Pos (12U)
12784 #define SPI_I2SCFGR_ASTRTEN_Msk (0x1U << SPI_I2SCFGR_ASTRTEN_Pos) /*!< 0x00001000 */
12785 #define SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk /*!<Asynchronous start enable */
12786
12787 /****************** Bit definition for SPI_I2SPR register *******************/
12788 #define SPI_I2SPR_I2SDIV_Pos (0U)
12789 #define SPI_I2SPR_I2SDIV_Msk (0xFFU << SPI_I2SPR_I2SDIV_Pos) /*!< 0x000000FF */
12790 #define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk /*!<I2S Linear prescaler */
12791 #define SPI_I2SPR_ODD_Pos (8U)
12792 #define SPI_I2SPR_ODD_Msk (0x1U << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
12793 #define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk /*!<Odd factor for the prescaler */
12794 #define SPI_I2SPR_MCKOE_Pos (9U)
12795 #define SPI_I2SPR_MCKOE_Msk (0x1U << SPI_I2SPR_MCKOE_Pos) /*!< 0x00000200 */
12796 #define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk /*!<Master Clock Output Enable */
12797
12798 /******************************************************************************/
12799 /* */
12800 /* SYSCFG */
12801 /* */
12802 /******************************************************************************/
12803 /****************** Bit definition for SYSCFG_MEMRMP register ***************/
12804 #define SYSCFG_MEMRMP_MEM_MODE_Pos (0U)
12805 #define SYSCFG_MEMRMP_MEM_MODE_Msk (0x7U << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000007 */
12806 #define SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk /*!< SYSCFG_Memory Remap Config */
12807 #define SYSCFG_MEMRMP_MEM_MODE_0 (0x1U << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000001 */
12808 #define SYSCFG_MEMRMP_MEM_MODE_1 (0x2U << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000002 */
12809 #define SYSCFG_MEMRMP_MEM_MODE_2 (0x4U << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000004 */
12810 #define SYSCFG_MEMRMP_UFB_MODE_Pos (8U)
12811 #define SYSCFG_MEMRMP_UFB_MODE_Msk (0x1U << SYSCFG_MEMRMP_UFB_MODE_Pos) /*!< 0x00000100 */
12812 #define SYSCFG_MEMRMP_UFB_MODE SYSCFG_MEMRMP_UFB_MODE_Msk /*!< User Flash Bank mode */
12813 #define SYSCFG_MEMRMP_SWP_FMC_Pos (10U)
12814 #define SYSCFG_MEMRMP_SWP_FMC_Msk (0x3U << SYSCFG_MEMRMP_SWP_FMC_Pos) /*!< 0x00000C00 */
12815 #define SYSCFG_MEMRMP_SWP_FMC SYSCFG_MEMRMP_SWP_FMC_Msk /*!< FMC memory mapping swap */
12816 #define SYSCFG_MEMRMP_SWP_FMC_0 (0x1U << SYSCFG_MEMRMP_SWP_FMC_Pos) /*!< 0x00000400 */
12817 /* Legacy Defines */
12818 #define SYSCFG_SWP_FMC SYSCFG_MEMRMP_SWP_FMC
12819 /****************** Bit definition for SYSCFG_PMC register ******************/
12820 #define SYSCFG_PMC_ADCxDC2_Pos (16U)
12821 #define SYSCFG_PMC_ADCxDC2_Msk (0x7U << SYSCFG_PMC_ADCxDC2_Pos) /*!< 0x00070000 */
12822 #define SYSCFG_PMC_ADCxDC2 SYSCFG_PMC_ADCxDC2_Msk /*!< Refer to AN4073 on how to use this bit */
12823 #define SYSCFG_PMC_ADC1DC2_Pos (16U)
12824 #define SYSCFG_PMC_ADC1DC2_Msk (0x1U << SYSCFG_PMC_ADC1DC2_Pos) /*!< 0x00010000 */
12825 #define SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk /*!< Refer to AN4073 on how to use this bit */
12826 #define SYSCFG_PMC_ADC2DC2_Pos (17U)
12827 #define SYSCFG_PMC_ADC2DC2_Msk (0x1U << SYSCFG_PMC_ADC2DC2_Pos) /*!< 0x00020000 */
12828 #define SYSCFG_PMC_ADC2DC2 SYSCFG_PMC_ADC2DC2_Msk /*!< Refer to AN4073 on how to use this bit */
12829 #define SYSCFG_PMC_ADC3DC2_Pos (18U)
12830 #define SYSCFG_PMC_ADC3DC2_Msk (0x1U << SYSCFG_PMC_ADC3DC2_Pos) /*!< 0x00040000 */
12831 #define SYSCFG_PMC_ADC3DC2 SYSCFG_PMC_ADC3DC2_Msk /*!< Refer to AN4073 on how to use this bit */
12832
12833 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/
12834 #define SYSCFG_EXTICR1_EXTI0_Pos (0U)
12835 #define SYSCFG_EXTICR1_EXTI0_Msk (0xFU << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */
12836 #define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk /*!<EXTI 0 configuration */
12837 #define SYSCFG_EXTICR1_EXTI1_Pos (4U)
12838 #define SYSCFG_EXTICR1_EXTI1_Msk (0xFU << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */
12839 #define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk /*!<EXTI 1 configuration */
12840 #define SYSCFG_EXTICR1_EXTI2_Pos (8U)
12841 #define SYSCFG_EXTICR1_EXTI2_Msk (0xFU << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */
12842 #define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk /*!<EXTI 2 configuration */
12843 #define SYSCFG_EXTICR1_EXTI3_Pos (12U)
12844 #define SYSCFG_EXTICR1_EXTI3_Msk (0xFU << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */
12845 #define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk /*!<EXTI 3 configuration */
12846 /**
12847 * @brief EXTI0 configuration
12848 */
12849 #define SYSCFG_EXTICR1_EXTI0_PA 0x0000U /*!<PA[0] pin */
12850 #define SYSCFG_EXTICR1_EXTI0_PB 0x0001U /*!<PB[0] pin */
12851 #define SYSCFG_EXTICR1_EXTI0_PC 0x0002U /*!<PC[0] pin */
12852 #define SYSCFG_EXTICR1_EXTI0_PD 0x0003U /*!<PD[0] pin */
12853 #define SYSCFG_EXTICR1_EXTI0_PE 0x0004U /*!<PE[0] pin */
12854 #define SYSCFG_EXTICR1_EXTI0_PF 0x0005U /*!<PF[0] pin */
12855 #define SYSCFG_EXTICR1_EXTI0_PG 0x0006U /*!<PG[0] pin */
12856 #define SYSCFG_EXTICR1_EXTI0_PH 0x0007U /*!<PH[0] pin */
12857 #define SYSCFG_EXTICR1_EXTI0_PI 0x0008U /*!<PI[0] pin */
12858 #define SYSCFG_EXTICR1_EXTI0_PJ 0x0009U /*!<PJ[0] pin */
12859 #define SYSCFG_EXTICR1_EXTI0_PK 0x000AU /*!<PK[0] pin */
12860
12861 /**
12862 * @brief EXTI1 configuration
12863 */
12864 #define SYSCFG_EXTICR1_EXTI1_PA 0x0000U /*!<PA[1] pin */
12865 #define SYSCFG_EXTICR1_EXTI1_PB 0x0010U /*!<PB[1] pin */
12866 #define SYSCFG_EXTICR1_EXTI1_PC 0x0020U /*!<PC[1] pin */
12867 #define SYSCFG_EXTICR1_EXTI1_PD 0x0030U /*!<PD[1] pin */
12868 #define SYSCFG_EXTICR1_EXTI1_PE 0x0040U /*!<PE[1] pin */
12869 #define SYSCFG_EXTICR1_EXTI1_PF 0x0050U /*!<PF[1] pin */
12870 #define SYSCFG_EXTICR1_EXTI1_PG 0x0060U /*!<PG[1] pin */
12871 #define SYSCFG_EXTICR1_EXTI1_PH 0x0070U /*!<PH[1] pin */
12872 #define SYSCFG_EXTICR1_EXTI1_PI 0x0080U /*!<PI[1] pin */
12873 #define SYSCFG_EXTICR1_EXTI1_PJ 0x0090U /*!<PJ[1] pin */
12874 #define SYSCFG_EXTICR1_EXTI1_PK 0x00A0U /*!<PK[1] pin */
12875
12876 /**
12877 * @brief EXTI2 configuration
12878 */
12879 #define SYSCFG_EXTICR1_EXTI2_PA 0x0000U /*!<PA[2] pin */
12880 #define SYSCFG_EXTICR1_EXTI2_PB 0x0100U /*!<PB[2] pin */
12881 #define SYSCFG_EXTICR1_EXTI2_PC 0x0200U /*!<PC[2] pin */
12882 #define SYSCFG_EXTICR1_EXTI2_PD 0x0300U /*!<PD[2] pin */
12883 #define SYSCFG_EXTICR1_EXTI2_PE 0x0400U /*!<PE[2] pin */
12884 #define SYSCFG_EXTICR1_EXTI2_PF 0x0500U /*!<PF[2] pin */
12885 #define SYSCFG_EXTICR1_EXTI2_PG 0x0600U /*!<PG[2] pin */
12886 #define SYSCFG_EXTICR1_EXTI2_PH 0x0700U /*!<PH[2] pin */
12887 #define SYSCFG_EXTICR1_EXTI2_PI 0x0800U /*!<PI[2] pin */
12888 #define SYSCFG_EXTICR1_EXTI2_PJ 0x0900U /*!<PJ[2] pin */
12889 #define SYSCFG_EXTICR1_EXTI2_PK 0x0A00U /*!<PK[2] pin */
12890
12891 /**
12892 * @brief EXTI3 configuration
12893 */
12894 #define SYSCFG_EXTICR1_EXTI3_PA 0x0000U /*!<PA[3] pin */
12895 #define SYSCFG_EXTICR1_EXTI3_PB 0x1000U /*!<PB[3] pin */
12896 #define SYSCFG_EXTICR1_EXTI3_PC 0x2000U /*!<PC[3] pin */
12897 #define SYSCFG_EXTICR1_EXTI3_PD 0x3000U /*!<PD[3] pin */
12898 #define SYSCFG_EXTICR1_EXTI3_PE 0x4000U /*!<PE[3] pin */
12899 #define SYSCFG_EXTICR1_EXTI3_PF 0x5000U /*!<PF[3] pin */
12900 #define SYSCFG_EXTICR1_EXTI3_PG 0x6000U /*!<PG[3] pin */
12901 #define SYSCFG_EXTICR1_EXTI3_PH 0x7000U /*!<PH[3] pin */
12902 #define SYSCFG_EXTICR1_EXTI3_PI 0x8000U /*!<PI[3] pin */
12903 #define SYSCFG_EXTICR1_EXTI3_PJ 0x9000U /*!<PJ[3] pin */
12904 #define SYSCFG_EXTICR1_EXTI3_PK 0xA000U /*!<PK[3] pin */
12905
12906 /***************** Bit definition for SYSCFG_EXTICR2 register ***************/
12907 #define SYSCFG_EXTICR2_EXTI4_Pos (0U)
12908 #define SYSCFG_EXTICR2_EXTI4_Msk (0xFU << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */
12909 #define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk /*!<EXTI 4 configuration */
12910 #define SYSCFG_EXTICR2_EXTI5_Pos (4U)
12911 #define SYSCFG_EXTICR2_EXTI5_Msk (0xFU << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */
12912 #define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk /*!<EXTI 5 configuration */
12913 #define SYSCFG_EXTICR2_EXTI6_Pos (8U)
12914 #define SYSCFG_EXTICR2_EXTI6_Msk (0xFU << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */
12915 #define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk /*!<EXTI 6 configuration */
12916 #define SYSCFG_EXTICR2_EXTI7_Pos (12U)
12917 #define SYSCFG_EXTICR2_EXTI7_Msk (0xFU << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */
12918 #define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk /*!<EXTI 7 configuration */
12919
12920 /**
12921 * @brief EXTI4 configuration
12922 */
12923 #define SYSCFG_EXTICR2_EXTI4_PA 0x0000U /*!<PA[4] pin */
12924 #define SYSCFG_EXTICR2_EXTI4_PB 0x0001U /*!<PB[4] pin */
12925 #define SYSCFG_EXTICR2_EXTI4_PC 0x0002U /*!<PC[4] pin */
12926 #define SYSCFG_EXTICR2_EXTI4_PD 0x0003U /*!<PD[4] pin */
12927 #define SYSCFG_EXTICR2_EXTI4_PE 0x0004U /*!<PE[4] pin */
12928 #define SYSCFG_EXTICR2_EXTI4_PF 0x0005U /*!<PF[4] pin */
12929 #define SYSCFG_EXTICR2_EXTI4_PG 0x0006U /*!<PG[4] pin */
12930 #define SYSCFG_EXTICR2_EXTI4_PH 0x0007U /*!<PH[4] pin */
12931 #define SYSCFG_EXTICR2_EXTI4_PI 0x0008U /*!<PI[4] pin */
12932 #define SYSCFG_EXTICR2_EXTI4_PJ 0x0009U /*!<PJ[4] pin */
12933 #define SYSCFG_EXTICR2_EXTI4_PK 0x000AU /*!<PK[4] pin */
12934
12935 /**
12936 * @brief EXTI5 configuration
12937 */
12938 #define SYSCFG_EXTICR2_EXTI5_PA 0x0000U /*!<PA[5] pin */
12939 #define SYSCFG_EXTICR2_EXTI5_PB 0x0010U /*!<PB[5] pin */
12940 #define SYSCFG_EXTICR2_EXTI5_PC 0x0020U /*!<PC[5] pin */
12941 #define SYSCFG_EXTICR2_EXTI5_PD 0x0030U /*!<PD[5] pin */
12942 #define SYSCFG_EXTICR2_EXTI5_PE 0x0040U /*!<PE[5] pin */
12943 #define SYSCFG_EXTICR2_EXTI5_PF 0x0050U /*!<PF[5] pin */
12944 #define SYSCFG_EXTICR2_EXTI5_PG 0x0060U /*!<PG[5] pin */
12945 #define SYSCFG_EXTICR2_EXTI5_PH 0x0070U /*!<PH[5] pin */
12946 #define SYSCFG_EXTICR2_EXTI5_PI 0x0080U /*!<PI[5] pin */
12947 #define SYSCFG_EXTICR2_EXTI5_PJ 0x0090U /*!<PJ[5] pin */
12948 #define SYSCFG_EXTICR2_EXTI5_PK 0x00A0U /*!<PK[5] pin */
12949
12950 /**
12951 * @brief EXTI6 configuration
12952 */
12953 #define SYSCFG_EXTICR2_EXTI6_PA 0x0000U /*!<PA[6] pin */
12954 #define SYSCFG_EXTICR2_EXTI6_PB 0x0100U /*!<PB[6] pin */
12955 #define SYSCFG_EXTICR2_EXTI6_PC 0x0200U /*!<PC[6] pin */
12956 #define SYSCFG_EXTICR2_EXTI6_PD 0x0300U /*!<PD[6] pin */
12957 #define SYSCFG_EXTICR2_EXTI6_PE 0x0400U /*!<PE[6] pin */
12958 #define SYSCFG_EXTICR2_EXTI6_PF 0x0500U /*!<PF[6] pin */
12959 #define SYSCFG_EXTICR2_EXTI6_PG 0x0600U /*!<PG[6] pin */
12960 #define SYSCFG_EXTICR2_EXTI6_PH 0x0700U /*!<PH[6] pin */
12961 #define SYSCFG_EXTICR2_EXTI6_PI 0x0800U /*!<PI[6] pin */
12962 #define SYSCFG_EXTICR2_EXTI6_PJ 0x0900U /*!<PJ[6] pin */
12963 #define SYSCFG_EXTICR2_EXTI6_PK 0x0A00U /*!<PK[6] pin */
12964
12965 /**
12966 * @brief EXTI7 configuration
12967 */
12968 #define SYSCFG_EXTICR2_EXTI7_PA 0x0000U /*!<PA[7] pin */
12969 #define SYSCFG_EXTICR2_EXTI7_PB 0x1000U /*!<PB[7] pin */
12970 #define SYSCFG_EXTICR2_EXTI7_PC 0x2000U /*!<PC[7] pin */
12971 #define SYSCFG_EXTICR2_EXTI7_PD 0x3000U /*!<PD[7] pin */
12972 #define SYSCFG_EXTICR2_EXTI7_PE 0x4000U /*!<PE[7] pin */
12973 #define SYSCFG_EXTICR2_EXTI7_PF 0x5000U /*!<PF[7] pin */
12974 #define SYSCFG_EXTICR2_EXTI7_PG 0x6000U /*!<PG[7] pin */
12975 #define SYSCFG_EXTICR2_EXTI7_PH 0x7000U /*!<PH[7] pin */
12976 #define SYSCFG_EXTICR2_EXTI7_PI 0x8000U /*!<PI[7] pin */
12977 #define SYSCFG_EXTICR2_EXTI7_PJ 0x9000U /*!<PJ[7] pin */
12978 #define SYSCFG_EXTICR2_EXTI7_PK 0xA000U /*!<PK[7] pin */
12979
12980 /***************** Bit definition for SYSCFG_EXTICR3 register ***************/
12981 #define SYSCFG_EXTICR3_EXTI8_Pos (0U)
12982 #define SYSCFG_EXTICR3_EXTI8_Msk (0xFU << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */
12983 #define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk /*!<EXTI 8 configuration */
12984 #define SYSCFG_EXTICR3_EXTI9_Pos (4U)
12985 #define SYSCFG_EXTICR3_EXTI9_Msk (0xFU << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */
12986 #define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk /*!<EXTI 9 configuration */
12987 #define SYSCFG_EXTICR3_EXTI10_Pos (8U)
12988 #define SYSCFG_EXTICR3_EXTI10_Msk (0xFU << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */
12989 #define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk /*!<EXTI 10 configuration */
12990 #define SYSCFG_EXTICR3_EXTI11_Pos (12U)
12991 #define SYSCFG_EXTICR3_EXTI11_Msk (0xFU << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */
12992 #define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk /*!<EXTI 11 configuration */
12993
12994 /**
12995 * @brief EXTI8 configuration
12996 */
12997 #define SYSCFG_EXTICR3_EXTI8_PA 0x0000U /*!<PA[8] pin */
12998 #define SYSCFG_EXTICR3_EXTI8_PB 0x0001U /*!<PB[8] pin */
12999 #define SYSCFG_EXTICR3_EXTI8_PC 0x0002U /*!<PC[8] pin */
13000 #define SYSCFG_EXTICR3_EXTI8_PD 0x0003U /*!<PD[8] pin */
13001 #define SYSCFG_EXTICR3_EXTI8_PE 0x0004U /*!<PE[8] pin */
13002 #define SYSCFG_EXTICR3_EXTI8_PF 0x0005U /*!<PF[8] pin */
13003 #define SYSCFG_EXTICR3_EXTI8_PG 0x0006U /*!<PG[8] pin */
13004 #define SYSCFG_EXTICR3_EXTI8_PH 0x0007U /*!<PH[8] pin */
13005 #define SYSCFG_EXTICR3_EXTI8_PI 0x0008U /*!<PI[8] pin */
13006 #define SYSCFG_EXTICR3_EXTI8_PJ 0x0009U /*!<PJ[8] pin */
13007
13008 /**
13009 * @brief EXTI9 configuration
13010 */
13011 #define SYSCFG_EXTICR3_EXTI9_PA 0x0000U /*!<PA[9] pin */
13012 #define SYSCFG_EXTICR3_EXTI9_PB 0x0010U /*!<PB[9] pin */
13013 #define SYSCFG_EXTICR3_EXTI9_PC 0x0020U /*!<PC[9] pin */
13014 #define SYSCFG_EXTICR3_EXTI9_PD 0x0030U /*!<PD[9] pin */
13015 #define SYSCFG_EXTICR3_EXTI9_PE 0x0040U /*!<PE[9] pin */
13016 #define SYSCFG_EXTICR3_EXTI9_PF 0x0050U /*!<PF[9] pin */
13017 #define SYSCFG_EXTICR3_EXTI9_PG 0x0060U /*!<PG[9] pin */
13018 #define SYSCFG_EXTICR3_EXTI9_PH 0x0070U /*!<PH[9] pin */
13019 #define SYSCFG_EXTICR3_EXTI9_PI 0x0080U /*!<PI[9] pin */
13020 #define SYSCFG_EXTICR3_EXTI9_PJ 0x0090U /*!<PJ[9] pin */
13021
13022 /**
13023 * @brief EXTI10 configuration
13024 */
13025 #define SYSCFG_EXTICR3_EXTI10_PA 0x0000U /*!<PA[10] pin */
13026 #define SYSCFG_EXTICR3_EXTI10_PB 0x0100U /*!<PB[10] pin */
13027 #define SYSCFG_EXTICR3_EXTI10_PC 0x0200U /*!<PC[10] pin */
13028 #define SYSCFG_EXTICR3_EXTI10_PD 0x0300U /*!<PD[10] pin */
13029 #define SYSCFG_EXTICR3_EXTI10_PE 0x0400U /*!<PE[10] pin */
13030 #define SYSCFG_EXTICR3_EXTI10_PF 0x0500U /*!<PF[10] pin */
13031 #define SYSCFG_EXTICR3_EXTI10_PG 0x0600U /*!<PG[10] pin */
13032 #define SYSCFG_EXTICR3_EXTI10_PH 0x0700U /*!<PH[10] pin */
13033 #define SYSCFG_EXTICR3_EXTI10_PI 0x0800U /*!<PI[10] pin */
13034 #define SYSCFG_EXTICR3_EXTI10_PJ 0x0900U /*!<PJ[10] pin */
13035
13036 /**
13037 * @brief EXTI11 configuration
13038 */
13039 #define SYSCFG_EXTICR3_EXTI11_PA 0x0000U /*!<PA[11] pin */
13040 #define SYSCFG_EXTICR3_EXTI11_PB 0x1000U /*!<PB[11] pin */
13041 #define SYSCFG_EXTICR3_EXTI11_PC 0x2000U /*!<PC[11] pin */
13042 #define SYSCFG_EXTICR3_EXTI11_PD 0x3000U /*!<PD[11] pin */
13043 #define SYSCFG_EXTICR3_EXTI11_PE 0x4000U /*!<PE[11] pin */
13044 #define SYSCFG_EXTICR3_EXTI11_PF 0x5000U /*!<PF[11] pin */
13045 #define SYSCFG_EXTICR3_EXTI11_PG 0x6000U /*!<PG[11] pin */
13046 #define SYSCFG_EXTICR3_EXTI11_PH 0x7000U /*!<PH[11] pin */
13047 #define SYSCFG_EXTICR3_EXTI11_PI 0x8000U /*!<PI[11] pin */
13048 #define SYSCFG_EXTICR3_EXTI11_PJ 0x9000U /*!<PJ[11] pin */
13049
13050
13051 /***************** Bit definition for SYSCFG_EXTICR4 register ***************/
13052 #define SYSCFG_EXTICR4_EXTI12_Pos (0U)
13053 #define SYSCFG_EXTICR4_EXTI12_Msk (0xFU << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */
13054 #define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk /*!<EXTI 12 configuration */
13055 #define SYSCFG_EXTICR4_EXTI13_Pos (4U)
13056 #define SYSCFG_EXTICR4_EXTI13_Msk (0xFU << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */
13057 #define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk /*!<EXTI 13 configuration */
13058 #define SYSCFG_EXTICR4_EXTI14_Pos (8U)
13059 #define SYSCFG_EXTICR4_EXTI14_Msk (0xFU << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */
13060 #define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk /*!<EXTI 14 configuration */
13061 #define SYSCFG_EXTICR4_EXTI15_Pos (12U)
13062 #define SYSCFG_EXTICR4_EXTI15_Msk (0xFU << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */
13063 #define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk /*!<EXTI 15 configuration */
13064
13065 /**
13066 * @brief EXTI12 configuration
13067 */
13068 #define SYSCFG_EXTICR4_EXTI12_PA 0x0000U /*!<PA[12] pin */
13069 #define SYSCFG_EXTICR4_EXTI12_PB 0x0001U /*!<PB[12] pin */
13070 #define SYSCFG_EXTICR4_EXTI12_PC 0x0002U /*!<PC[12] pin */
13071 #define SYSCFG_EXTICR4_EXTI12_PD 0x0003U /*!<PD[12] pin */
13072 #define SYSCFG_EXTICR4_EXTI12_PE 0x0004U /*!<PE[12] pin */
13073 #define SYSCFG_EXTICR4_EXTI12_PF 0x0005U /*!<PF[12] pin */
13074 #define SYSCFG_EXTICR4_EXTI12_PG 0x0006U /*!<PG[12] pin */
13075 #define SYSCFG_EXTICR4_EXTI12_PH 0x0007U /*!<PH[12] pin */
13076 #define SYSCFG_EXTICR4_EXTI12_PI 0x0008U /*!<PI[12] pin */
13077 #define SYSCFG_EXTICR4_EXTI12_PJ 0x0009U /*!<PJ[12] pin */
13078
13079 /**
13080 * @brief EXTI13 configuration
13081 */
13082 #define SYSCFG_EXTICR4_EXTI13_PA 0x0000U /*!<PA[13] pin */
13083 #define SYSCFG_EXTICR4_EXTI13_PB 0x0010U /*!<PB[13] pin */
13084 #define SYSCFG_EXTICR4_EXTI13_PC 0x0020U /*!<PC[13] pin */
13085 #define SYSCFG_EXTICR4_EXTI13_PD 0x0030U /*!<PD[13] pin */
13086 #define SYSCFG_EXTICR4_EXTI13_PE 0x0040U /*!<PE[13] pin */
13087 #define SYSCFG_EXTICR4_EXTI13_PF 0x0050U /*!<PF[13] pin */
13088 #define SYSCFG_EXTICR4_EXTI13_PG 0x0060U /*!<PG[13] pin */
13089 #define SYSCFG_EXTICR4_EXTI13_PH 0x0070U /*!<PH[13] pin */
13090 #define SYSCFG_EXTICR4_EXTI13_PI 0x0008U /*!<PI[13] pin */
13091 #define SYSCFG_EXTICR4_EXTI13_PJ 0x0009U /*!<PJ[13] pin */
13092
13093 /**
13094 * @brief EXTI14 configuration
13095 */
13096 #define SYSCFG_EXTICR4_EXTI14_PA 0x0000U /*!<PA[14] pin */
13097 #define SYSCFG_EXTICR4_EXTI14_PB 0x0100U /*!<PB[14] pin */
13098 #define SYSCFG_EXTICR4_EXTI14_PC 0x0200U /*!<PC[14] pin */
13099 #define SYSCFG_EXTICR4_EXTI14_PD 0x0300U /*!<PD[14] pin */
13100 #define SYSCFG_EXTICR4_EXTI14_PE 0x0400U /*!<PE[14] pin */
13101 #define SYSCFG_EXTICR4_EXTI14_PF 0x0500U /*!<PF[14] pin */
13102 #define SYSCFG_EXTICR4_EXTI14_PG 0x0600U /*!<PG[14] pin */
13103 #define SYSCFG_EXTICR4_EXTI14_PH 0x0700U /*!<PH[14] pin */
13104 #define SYSCFG_EXTICR4_EXTI14_PI 0x0800U /*!<PI[14] pin */
13105 #define SYSCFG_EXTICR4_EXTI14_PJ 0x0900U /*!<PJ[14] pin */
13106
13107 /**
13108 * @brief EXTI15 configuration
13109 */
13110 #define SYSCFG_EXTICR4_EXTI15_PA 0x0000U /*!<PA[15] pin */
13111 #define SYSCFG_EXTICR4_EXTI15_PB 0x1000U /*!<PB[15] pin */
13112 #define SYSCFG_EXTICR4_EXTI15_PC 0x2000U /*!<PC[15] pin */
13113 #define SYSCFG_EXTICR4_EXTI15_PD 0x3000U /*!<PD[15] pin */
13114 #define SYSCFG_EXTICR4_EXTI15_PE 0x4000U /*!<PE[15] pin */
13115 #define SYSCFG_EXTICR4_EXTI15_PF 0x5000U /*!<PF[15] pin */
13116 #define SYSCFG_EXTICR4_EXTI15_PG 0x6000U /*!<PG[15] pin */
13117 #define SYSCFG_EXTICR4_EXTI15_PH 0x7000U /*!<PH[15] pin */
13118 #define SYSCFG_EXTICR4_EXTI15_PI 0x8000U /*!<PI[15] pin */
13119 #define SYSCFG_EXTICR4_EXTI15_PJ 0x9000U /*!<PJ[15] pin */
13120
13121 /****************** Bit definition for SYSCFG_CMPCR register ****************/
13122 #define SYSCFG_CMPCR_CMP_PD_Pos (0U)
13123 #define SYSCFG_CMPCR_CMP_PD_Msk (0x1U << SYSCFG_CMPCR_CMP_PD_Pos) /*!< 0x00000001 */
13124 #define SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk /*!<Compensation cell ready flag */
13125 #define SYSCFG_CMPCR_READY_Pos (8U)
13126 #define SYSCFG_CMPCR_READY_Msk (0x1U << SYSCFG_CMPCR_READY_Pos) /*!< 0x00000100 */
13127 #define SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk /*!<Compensation cell power-down */
13128 /****************** Bit definition for SYSCFG_CFGR register ****************/
13129 #define SYSCFG_CFGR_FMPI2C1_SCL_Pos (0U)
13130 #define SYSCFG_CFGR_FMPI2C1_SCL_Msk (0x1U << SYSCFG_CFGR_FMPI2C1_SCL_Pos) /*!< 0x00000001 */
13131 #define SYSCFG_CFGR_FMPI2C1_SCL SYSCFG_CFGR_FMPI2C1_SCL_Msk /*!<FM+ drive capability for FMPI2C1_SCL pin */
13132 #define SYSCFG_CFGR_FMPI2C1_SDA_Pos (1U)
13133 #define SYSCFG_CFGR_FMPI2C1_SDA_Msk (0x1U << SYSCFG_CFGR_FMPI2C1_SDA_Pos) /*!< 0x00000002 */
13134 #define SYSCFG_CFGR_FMPI2C1_SDA SYSCFG_CFGR_FMPI2C1_SDA_Msk /*!<FM+ drive capability for FMPI2C1_SDA pin */
13135
13136
13137 /******************************************************************************/
13138 /* */
13139 /* TIM */
13140 /* */
13141 /******************************************************************************/
13142 /******************* Bit definition for TIM_CR1 register ********************/
13143 #define TIM_CR1_CEN_Pos (0U)
13144 #define TIM_CR1_CEN_Msk (0x1U << TIM_CR1_CEN_Pos) /*!< 0x00000001 */
13145 #define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */
13146 #define TIM_CR1_UDIS_Pos (1U)
13147 #define TIM_CR1_UDIS_Msk (0x1U << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */
13148 #define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */
13149 #define TIM_CR1_URS_Pos (2U)
13150 #define TIM_CR1_URS_Msk (0x1U << TIM_CR1_URS_Pos) /*!< 0x00000004 */
13151 #define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */
13152 #define TIM_CR1_OPM_Pos (3U)
13153 #define TIM_CR1_OPM_Msk (0x1U << TIM_CR1_OPM_Pos) /*!< 0x00000008 */
13154 #define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */
13155 #define TIM_CR1_DIR_Pos (4U)
13156 #define TIM_CR1_DIR_Msk (0x1U << TIM_CR1_DIR_Pos) /*!< 0x00000010 */
13157 #define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */
13158
13159 #define TIM_CR1_CMS_Pos (5U)
13160 #define TIM_CR1_CMS_Msk (0x3U << TIM_CR1_CMS_Pos) /*!< 0x00000060 */
13161 #define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */
13162 #define TIM_CR1_CMS_0 (0x1U << TIM_CR1_CMS_Pos) /*!< 0x0020 */
13163 #define TIM_CR1_CMS_1 (0x2U << TIM_CR1_CMS_Pos) /*!< 0x0040 */
13164
13165 #define TIM_CR1_ARPE_Pos (7U)
13166 #define TIM_CR1_ARPE_Msk (0x1U << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */
13167 #define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */
13168
13169 #define TIM_CR1_CKD_Pos (8U)
13170 #define TIM_CR1_CKD_Msk (0x3U << TIM_CR1_CKD_Pos) /*!< 0x00000300 */
13171 #define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */
13172 #define TIM_CR1_CKD_0 (0x1U << TIM_CR1_CKD_Pos) /*!< 0x0100 */
13173 #define TIM_CR1_CKD_1 (0x2U << TIM_CR1_CKD_Pos) /*!< 0x0200 */
13174
13175 /******************* Bit definition for TIM_CR2 register ********************/
13176 #define TIM_CR2_CCPC_Pos (0U)
13177 #define TIM_CR2_CCPC_Msk (0x1U << TIM_CR2_CCPC_Pos) /*!< 0x00000001 */
13178 #define TIM_CR2_CCPC TIM_CR2_CCPC_Msk /*!<Capture/Compare Preloaded Control */
13179 #define TIM_CR2_CCUS_Pos (2U)
13180 #define TIM_CR2_CCUS_Msk (0x1U << TIM_CR2_CCUS_Pos) /*!< 0x00000004 */
13181 #define TIM_CR2_CCUS TIM_CR2_CCUS_Msk /*!<Capture/Compare Control Update Selection */
13182 #define TIM_CR2_CCDS_Pos (3U)
13183 #define TIM_CR2_CCDS_Msk (0x1U << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */
13184 #define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */
13185
13186 #define TIM_CR2_MMS_Pos (4U)
13187 #define TIM_CR2_MMS_Msk (0x7U << TIM_CR2_MMS_Pos) /*!< 0x00000070 */
13188 #define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[2:0] bits (Master Mode Selection) */
13189 #define TIM_CR2_MMS_0 (0x1U << TIM_CR2_MMS_Pos) /*!< 0x0010 */
13190 #define TIM_CR2_MMS_1 (0x2U << TIM_CR2_MMS_Pos) /*!< 0x0020 */
13191 #define TIM_CR2_MMS_2 (0x4U << TIM_CR2_MMS_Pos) /*!< 0x0040 */
13192
13193 #define TIM_CR2_TI1S_Pos (7U)
13194 #define TIM_CR2_TI1S_Msk (0x1U << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */
13195 #define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */
13196 #define TIM_CR2_OIS1_Pos (8U)
13197 #define TIM_CR2_OIS1_Msk (0x1U << TIM_CR2_OIS1_Pos) /*!< 0x00000100 */
13198 #define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk /*!<Output Idle state 1 (OC1 output) */
13199 #define TIM_CR2_OIS1N_Pos (9U)
13200 #define TIM_CR2_OIS1N_Msk (0x1U << TIM_CR2_OIS1N_Pos) /*!< 0x00000200 */
13201 #define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk /*!<Output Idle state 1 (OC1N output) */
13202 #define TIM_CR2_OIS2_Pos (10U)
13203 #define TIM_CR2_OIS2_Msk (0x1U << TIM_CR2_OIS2_Pos) /*!< 0x00000400 */
13204 #define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk /*!<Output Idle state 2 (OC2 output) */
13205 #define TIM_CR2_OIS2N_Pos (11U)
13206 #define TIM_CR2_OIS2N_Msk (0x1U << TIM_CR2_OIS2N_Pos) /*!< 0x00000800 */
13207 #define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk /*!<Output Idle state 2 (OC2N output) */
13208 #define TIM_CR2_OIS3_Pos (12U)
13209 #define TIM_CR2_OIS3_Msk (0x1U << TIM_CR2_OIS3_Pos) /*!< 0x00001000 */
13210 #define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk /*!<Output Idle state 3 (OC3 output) */
13211 #define TIM_CR2_OIS3N_Pos (13U)
13212 #define TIM_CR2_OIS3N_Msk (0x1U << TIM_CR2_OIS3N_Pos) /*!< 0x00002000 */
13213 #define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk /*!<Output Idle state 3 (OC3N output) */
13214 #define TIM_CR2_OIS4_Pos (14U)
13215 #define TIM_CR2_OIS4_Msk (0x1U << TIM_CR2_OIS4_Pos) /*!< 0x00004000 */
13216 #define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk /*!<Output Idle state 4 (OC4 output) */
13217
13218 /******************* Bit definition for TIM_SMCR register *******************/
13219 #define TIM_SMCR_SMS_Pos (0U)
13220 #define TIM_SMCR_SMS_Msk (0x7U << TIM_SMCR_SMS_Pos) /*!< 0x00000007 */
13221 #define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */
13222 #define TIM_SMCR_SMS_0 (0x1U << TIM_SMCR_SMS_Pos) /*!< 0x0001 */
13223 #define TIM_SMCR_SMS_1 (0x2U << TIM_SMCR_SMS_Pos) /*!< 0x0002 */
13224 #define TIM_SMCR_SMS_2 (0x4U << TIM_SMCR_SMS_Pos) /*!< 0x0004 */
13225
13226 #define TIM_SMCR_TS_Pos (4U)
13227 #define TIM_SMCR_TS_Msk (0x7U << TIM_SMCR_TS_Pos) /*!< 0x00000070 */
13228 #define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */
13229 #define TIM_SMCR_TS_0 (0x1U << TIM_SMCR_TS_Pos) /*!< 0x0010 */
13230 #define TIM_SMCR_TS_1 (0x2U << TIM_SMCR_TS_Pos) /*!< 0x0020 */
13231 #define TIM_SMCR_TS_2 (0x4U << TIM_SMCR_TS_Pos) /*!< 0x0040 */
13232
13233 #define TIM_SMCR_MSM_Pos (7U)
13234 #define TIM_SMCR_MSM_Msk (0x1U << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */
13235 #define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */
13236
13237 #define TIM_SMCR_ETF_Pos (8U)
13238 #define TIM_SMCR_ETF_Msk (0xFU << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */
13239 #define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */
13240 #define TIM_SMCR_ETF_0 (0x1U << TIM_SMCR_ETF_Pos) /*!< 0x0100 */
13241 #define TIM_SMCR_ETF_1 (0x2U << TIM_SMCR_ETF_Pos) /*!< 0x0200 */
13242 #define TIM_SMCR_ETF_2 (0x4U << TIM_SMCR_ETF_Pos) /*!< 0x0400 */
13243 #define TIM_SMCR_ETF_3 (0x8U << TIM_SMCR_ETF_Pos) /*!< 0x0800 */
13244
13245 #define TIM_SMCR_ETPS_Pos (12U)
13246 #define TIM_SMCR_ETPS_Msk (0x3U << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */
13247 #define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */
13248 #define TIM_SMCR_ETPS_0 (0x1U << TIM_SMCR_ETPS_Pos) /*!< 0x1000 */
13249 #define TIM_SMCR_ETPS_1 (0x2U << TIM_SMCR_ETPS_Pos) /*!< 0x2000 */
13250
13251 #define TIM_SMCR_ECE_Pos (14U)
13252 #define TIM_SMCR_ECE_Msk (0x1U << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */
13253 #define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */
13254 #define TIM_SMCR_ETP_Pos (15U)
13255 #define TIM_SMCR_ETP_Msk (0x1U << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */
13256 #define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */
13257
13258 /******************* Bit definition for TIM_DIER register *******************/
13259 #define TIM_DIER_UIE_Pos (0U)
13260 #define TIM_DIER_UIE_Msk (0x1U << TIM_DIER_UIE_Pos) /*!< 0x00000001 */
13261 #define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */
13262 #define TIM_DIER_CC1IE_Pos (1U)
13263 #define TIM_DIER_CC1IE_Msk (0x1U << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */
13264 #define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */
13265 #define TIM_DIER_CC2IE_Pos (2U)
13266 #define TIM_DIER_CC2IE_Msk (0x1U << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */
13267 #define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */
13268 #define TIM_DIER_CC3IE_Pos (3U)
13269 #define TIM_DIER_CC3IE_Msk (0x1U << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */
13270 #define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */
13271 #define TIM_DIER_CC4IE_Pos (4U)
13272 #define TIM_DIER_CC4IE_Msk (0x1U << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */
13273 #define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */
13274 #define TIM_DIER_COMIE_Pos (5U)
13275 #define TIM_DIER_COMIE_Msk (0x1U << TIM_DIER_COMIE_Pos) /*!< 0x00000020 */
13276 #define TIM_DIER_COMIE TIM_DIER_COMIE_Msk /*!<COM interrupt enable */
13277 #define TIM_DIER_TIE_Pos (6U)
13278 #define TIM_DIER_TIE_Msk (0x1U << TIM_DIER_TIE_Pos) /*!< 0x00000040 */
13279 #define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */
13280 #define TIM_DIER_BIE_Pos (7U)
13281 #define TIM_DIER_BIE_Msk (0x1U << TIM_DIER_BIE_Pos) /*!< 0x00000080 */
13282 #define TIM_DIER_BIE TIM_DIER_BIE_Msk /*!<Break interrupt enable */
13283 #define TIM_DIER_UDE_Pos (8U)
13284 #define TIM_DIER_UDE_Msk (0x1U << TIM_DIER_UDE_Pos) /*!< 0x00000100 */
13285 #define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */
13286 #define TIM_DIER_CC1DE_Pos (9U)
13287 #define TIM_DIER_CC1DE_Msk (0x1U << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */
13288 #define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */
13289 #define TIM_DIER_CC2DE_Pos (10U)
13290 #define TIM_DIER_CC2DE_Msk (0x1U << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */
13291 #define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */
13292 #define TIM_DIER_CC3DE_Pos (11U)
13293 #define TIM_DIER_CC3DE_Msk (0x1U << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */
13294 #define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */
13295 #define TIM_DIER_CC4DE_Pos (12U)
13296 #define TIM_DIER_CC4DE_Msk (0x1U << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */
13297 #define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */
13298 #define TIM_DIER_COMDE_Pos (13U)
13299 #define TIM_DIER_COMDE_Msk (0x1U << TIM_DIER_COMDE_Pos) /*!< 0x00002000 */
13300 #define TIM_DIER_COMDE TIM_DIER_COMDE_Msk /*!<COM DMA request enable */
13301 #define TIM_DIER_TDE_Pos (14U)
13302 #define TIM_DIER_TDE_Msk (0x1U << TIM_DIER_TDE_Pos) /*!< 0x00004000 */
13303 #define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */
13304
13305 /******************** Bit definition for TIM_SR register ********************/
13306 #define TIM_SR_UIF_Pos (0U)
13307 #define TIM_SR_UIF_Msk (0x1U << TIM_SR_UIF_Pos) /*!< 0x00000001 */
13308 #define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */
13309 #define TIM_SR_CC1IF_Pos (1U)
13310 #define TIM_SR_CC1IF_Msk (0x1U << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */
13311 #define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */
13312 #define TIM_SR_CC2IF_Pos (2U)
13313 #define TIM_SR_CC2IF_Msk (0x1U << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */
13314 #define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */
13315 #define TIM_SR_CC3IF_Pos (3U)
13316 #define TIM_SR_CC3IF_Msk (0x1U << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */
13317 #define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */
13318 #define TIM_SR_CC4IF_Pos (4U)
13319 #define TIM_SR_CC4IF_Msk (0x1U << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */
13320 #define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */
13321 #define TIM_SR_COMIF_Pos (5U)
13322 #define TIM_SR_COMIF_Msk (0x1U << TIM_SR_COMIF_Pos) /*!< 0x00000020 */
13323 #define TIM_SR_COMIF TIM_SR_COMIF_Msk /*!<COM interrupt Flag */
13324 #define TIM_SR_TIF_Pos (6U)
13325 #define TIM_SR_TIF_Msk (0x1U << TIM_SR_TIF_Pos) /*!< 0x00000040 */
13326 #define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */
13327 #define TIM_SR_BIF_Pos (7U)
13328 #define TIM_SR_BIF_Msk (0x1U << TIM_SR_BIF_Pos) /*!< 0x00000080 */
13329 #define TIM_SR_BIF TIM_SR_BIF_Msk /*!<Break interrupt Flag */
13330 #define TIM_SR_CC1OF_Pos (9U)
13331 #define TIM_SR_CC1OF_Msk (0x1U << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */
13332 #define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */
13333 #define TIM_SR_CC2OF_Pos (10U)
13334 #define TIM_SR_CC2OF_Msk (0x1U << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */
13335 #define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */
13336 #define TIM_SR_CC3OF_Pos (11U)
13337 #define TIM_SR_CC3OF_Msk (0x1U << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */
13338 #define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */
13339 #define TIM_SR_CC4OF_Pos (12U)
13340 #define TIM_SR_CC4OF_Msk (0x1U << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */
13341 #define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */
13342
13343 /******************* Bit definition for TIM_EGR register ********************/
13344 #define TIM_EGR_UG_Pos (0U)
13345 #define TIM_EGR_UG_Msk (0x1U << TIM_EGR_UG_Pos) /*!< 0x00000001 */
13346 #define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */
13347 #define TIM_EGR_CC1G_Pos (1U)
13348 #define TIM_EGR_CC1G_Msk (0x1U << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */
13349 #define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */
13350 #define TIM_EGR_CC2G_Pos (2U)
13351 #define TIM_EGR_CC2G_Msk (0x1U << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */
13352 #define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */
13353 #define TIM_EGR_CC3G_Pos (3U)
13354 #define TIM_EGR_CC3G_Msk (0x1U << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */
13355 #define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */
13356 #define TIM_EGR_CC4G_Pos (4U)
13357 #define TIM_EGR_CC4G_Msk (0x1U << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */
13358 #define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */
13359 #define TIM_EGR_COMG_Pos (5U)
13360 #define TIM_EGR_COMG_Msk (0x1U << TIM_EGR_COMG_Pos) /*!< 0x00000020 */
13361 #define TIM_EGR_COMG TIM_EGR_COMG_Msk /*!<Capture/Compare Control Update Generation */
13362 #define TIM_EGR_TG_Pos (6U)
13363 #define TIM_EGR_TG_Msk (0x1U << TIM_EGR_TG_Pos) /*!< 0x00000040 */
13364 #define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */
13365 #define TIM_EGR_BG_Pos (7U)
13366 #define TIM_EGR_BG_Msk (0x1U << TIM_EGR_BG_Pos) /*!< 0x00000080 */
13367 #define TIM_EGR_BG TIM_EGR_BG_Msk /*!<Break Generation */
13368
13369 /****************** Bit definition for TIM_CCMR1 register *******************/
13370 #define TIM_CCMR1_CC1S_Pos (0U)
13371 #define TIM_CCMR1_CC1S_Msk (0x3U << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */
13372 #define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
13373 #define TIM_CCMR1_CC1S_0 (0x1U << TIM_CCMR1_CC1S_Pos) /*!< 0x0001 */
13374 #define TIM_CCMR1_CC1S_1 (0x2U << TIM_CCMR1_CC1S_Pos) /*!< 0x0002 */
13375
13376 #define TIM_CCMR1_OC1FE_Pos (2U)
13377 #define TIM_CCMR1_OC1FE_Msk (0x1U << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */
13378 #define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */
13379 #define TIM_CCMR1_OC1PE_Pos (3U)
13380 #define TIM_CCMR1_OC1PE_Msk (0x1U << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */
13381 #define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */
13382
13383 #define TIM_CCMR1_OC1M_Pos (4U)
13384 #define TIM_CCMR1_OC1M_Msk (0x7U << TIM_CCMR1_OC1M_Pos) /*!< 0x00000070 */
13385 #define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
13386 #define TIM_CCMR1_OC1M_0 (0x1U << TIM_CCMR1_OC1M_Pos) /*!< 0x0010 */
13387 #define TIM_CCMR1_OC1M_1 (0x2U << TIM_CCMR1_OC1M_Pos) /*!< 0x0020 */
13388 #define TIM_CCMR1_OC1M_2 (0x4U << TIM_CCMR1_OC1M_Pos) /*!< 0x0040 */
13389
13390 #define TIM_CCMR1_OC1CE_Pos (7U)
13391 #define TIM_CCMR1_OC1CE_Msk (0x1U << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */
13392 #define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1Clear Enable */
13393
13394 #define TIM_CCMR1_CC2S_Pos (8U)
13395 #define TIM_CCMR1_CC2S_Msk (0x3U << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */
13396 #define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
13397 #define TIM_CCMR1_CC2S_0 (0x1U << TIM_CCMR1_CC2S_Pos) /*!< 0x0100 */
13398 #define TIM_CCMR1_CC2S_1 (0x2U << TIM_CCMR1_CC2S_Pos) /*!< 0x0200 */
13399
13400 #define TIM_CCMR1_OC2FE_Pos (10U)
13401 #define TIM_CCMR1_OC2FE_Msk (0x1U << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */
13402 #define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */
13403 #define TIM_CCMR1_OC2PE_Pos (11U)
13404 #define TIM_CCMR1_OC2PE_Msk (0x1U << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */
13405 #define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */
13406
13407 #define TIM_CCMR1_OC2M_Pos (12U)
13408 #define TIM_CCMR1_OC2M_Msk (0x7U << TIM_CCMR1_OC2M_Pos) /*!< 0x00007000 */
13409 #define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
13410 #define TIM_CCMR1_OC2M_0 (0x1U << TIM_CCMR1_OC2M_Pos) /*!< 0x1000 */
13411 #define TIM_CCMR1_OC2M_1 (0x2U << TIM_CCMR1_OC2M_Pos) /*!< 0x2000 */
13412 #define TIM_CCMR1_OC2M_2 (0x4U << TIM_CCMR1_OC2M_Pos) /*!< 0x4000 */
13413
13414 #define TIM_CCMR1_OC2CE_Pos (15U)
13415 #define TIM_CCMR1_OC2CE_Msk (0x1U << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */
13416 #define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */
13417
13418 /*----------------------------------------------------------------------------*/
13419
13420 #define TIM_CCMR1_IC1PSC_Pos (2U)
13421 #define TIM_CCMR1_IC1PSC_Msk (0x3U << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */
13422 #define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
13423 #define TIM_CCMR1_IC1PSC_0 (0x1U << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0004 */
13424 #define TIM_CCMR1_IC1PSC_1 (0x2U << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0008 */
13425
13426 #define TIM_CCMR1_IC1F_Pos (4U)
13427 #define TIM_CCMR1_IC1F_Msk (0xFU << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */
13428 #define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
13429 #define TIM_CCMR1_IC1F_0 (0x1U << TIM_CCMR1_IC1F_Pos) /*!< 0x0010 */
13430 #define TIM_CCMR1_IC1F_1 (0x2U << TIM_CCMR1_IC1F_Pos) /*!< 0x0020 */
13431 #define TIM_CCMR1_IC1F_2 (0x4U << TIM_CCMR1_IC1F_Pos) /*!< 0x0040 */
13432 #define TIM_CCMR1_IC1F_3 (0x8U << TIM_CCMR1_IC1F_Pos) /*!< 0x0080 */
13433
13434 #define TIM_CCMR1_IC2PSC_Pos (10U)
13435 #define TIM_CCMR1_IC2PSC_Msk (0x3U << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */
13436 #define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
13437 #define TIM_CCMR1_IC2PSC_0 (0x1U << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0400 */
13438 #define TIM_CCMR1_IC2PSC_1 (0x2U << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0800 */
13439
13440 #define TIM_CCMR1_IC2F_Pos (12U)
13441 #define TIM_CCMR1_IC2F_Msk (0xFU << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */
13442 #define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
13443 #define TIM_CCMR1_IC2F_0 (0x1U << TIM_CCMR1_IC2F_Pos) /*!< 0x1000 */
13444 #define TIM_CCMR1_IC2F_1 (0x2U << TIM_CCMR1_IC2F_Pos) /*!< 0x2000 */
13445 #define TIM_CCMR1_IC2F_2 (0x4U << TIM_CCMR1_IC2F_Pos) /*!< 0x4000 */
13446 #define TIM_CCMR1_IC2F_3 (0x8U << TIM_CCMR1_IC2F_Pos) /*!< 0x8000 */
13447
13448 /****************** Bit definition for TIM_CCMR2 register *******************/
13449 #define TIM_CCMR2_CC3S_Pos (0U)
13450 #define TIM_CCMR2_CC3S_Msk (0x3U << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */
13451 #define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
13452 #define TIM_CCMR2_CC3S_0 (0x1U << TIM_CCMR2_CC3S_Pos) /*!< 0x0001 */
13453 #define TIM_CCMR2_CC3S_1 (0x2U << TIM_CCMR2_CC3S_Pos) /*!< 0x0002 */
13454
13455 #define TIM_CCMR2_OC3FE_Pos (2U)
13456 #define TIM_CCMR2_OC3FE_Msk (0x1U << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */
13457 #define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */
13458 #define TIM_CCMR2_OC3PE_Pos (3U)
13459 #define TIM_CCMR2_OC3PE_Msk (0x1U << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */
13460 #define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */
13461
13462 #define TIM_CCMR2_OC3M_Pos (4U)
13463 #define TIM_CCMR2_OC3M_Msk (0x7U << TIM_CCMR2_OC3M_Pos) /*!< 0x00000070 */
13464 #define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
13465 #define TIM_CCMR2_OC3M_0 (0x1U << TIM_CCMR2_OC3M_Pos) /*!< 0x0010 */
13466 #define TIM_CCMR2_OC3M_1 (0x2U << TIM_CCMR2_OC3M_Pos) /*!< 0x0020 */
13467 #define TIM_CCMR2_OC3M_2 (0x4U << TIM_CCMR2_OC3M_Pos) /*!< 0x0040 */
13468
13469 #define TIM_CCMR2_OC3CE_Pos (7U)
13470 #define TIM_CCMR2_OC3CE_Msk (0x1U << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */
13471 #define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */
13472
13473 #define TIM_CCMR2_CC4S_Pos (8U)
13474 #define TIM_CCMR2_CC4S_Msk (0x3U << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */
13475 #define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
13476 #define TIM_CCMR2_CC4S_0 (0x1U << TIM_CCMR2_CC4S_Pos) /*!< 0x0100 */
13477 #define TIM_CCMR2_CC4S_1 (0x2U << TIM_CCMR2_CC4S_Pos) /*!< 0x0200 */
13478
13479 #define TIM_CCMR2_OC4FE_Pos (10U)
13480 #define TIM_CCMR2_OC4FE_Msk (0x1U << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */
13481 #define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */
13482 #define TIM_CCMR2_OC4PE_Pos (11U)
13483 #define TIM_CCMR2_OC4PE_Msk (0x1U << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */
13484 #define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */
13485
13486 #define TIM_CCMR2_OC4M_Pos (12U)
13487 #define TIM_CCMR2_OC4M_Msk (0x7U << TIM_CCMR2_OC4M_Pos) /*!< 0x00007000 */
13488 #define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
13489 #define TIM_CCMR2_OC4M_0 (0x1U << TIM_CCMR2_OC4M_Pos) /*!< 0x1000 */
13490 #define TIM_CCMR2_OC4M_1 (0x2U << TIM_CCMR2_OC4M_Pos) /*!< 0x2000 */
13491 #define TIM_CCMR2_OC4M_2 (0x4U << TIM_CCMR2_OC4M_Pos) /*!< 0x4000 */
13492
13493 #define TIM_CCMR2_OC4CE_Pos (15U)
13494 #define TIM_CCMR2_OC4CE_Msk (0x1U << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */
13495 #define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */
13496
13497 /*----------------------------------------------------------------------------*/
13498
13499 #define TIM_CCMR2_IC3PSC_Pos (2U)
13500 #define TIM_CCMR2_IC3PSC_Msk (0x3U << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */
13501 #define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
13502 #define TIM_CCMR2_IC3PSC_0 (0x1U << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0004 */
13503 #define TIM_CCMR2_IC3PSC_1 (0x2U << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0008 */
13504
13505 #define TIM_CCMR2_IC3F_Pos (4U)
13506 #define TIM_CCMR2_IC3F_Msk (0xFU << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */
13507 #define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
13508 #define TIM_CCMR2_IC3F_0 (0x1U << TIM_CCMR2_IC3F_Pos) /*!< 0x0010 */
13509 #define TIM_CCMR2_IC3F_1 (0x2U << TIM_CCMR2_IC3F_Pos) /*!< 0x0020 */
13510 #define TIM_CCMR2_IC3F_2 (0x4U << TIM_CCMR2_IC3F_Pos) /*!< 0x0040 */
13511 #define TIM_CCMR2_IC3F_3 (0x8U << TIM_CCMR2_IC3F_Pos) /*!< 0x0080 */
13512
13513 #define TIM_CCMR2_IC4PSC_Pos (10U)
13514 #define TIM_CCMR2_IC4PSC_Msk (0x3U << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */
13515 #define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
13516 #define TIM_CCMR2_IC4PSC_0 (0x1U << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0400 */
13517 #define TIM_CCMR2_IC4PSC_1 (0x2U << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0800 */
13518
13519 #define TIM_CCMR2_IC4F_Pos (12U)
13520 #define TIM_CCMR2_IC4F_Msk (0xFU << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */
13521 #define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
13522 #define TIM_CCMR2_IC4F_0 (0x1U << TIM_CCMR2_IC4F_Pos) /*!< 0x1000 */
13523 #define TIM_CCMR2_IC4F_1 (0x2U << TIM_CCMR2_IC4F_Pos) /*!< 0x2000 */
13524 #define TIM_CCMR2_IC4F_2 (0x4U << TIM_CCMR2_IC4F_Pos) /*!< 0x4000 */
13525 #define TIM_CCMR2_IC4F_3 (0x8U << TIM_CCMR2_IC4F_Pos) /*!< 0x8000 */
13526
13527 /******************* Bit definition for TIM_CCER register *******************/
13528 #define TIM_CCER_CC1E_Pos (0U)
13529 #define TIM_CCER_CC1E_Msk (0x1U << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */
13530 #define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */
13531 #define TIM_CCER_CC1P_Pos (1U)
13532 #define TIM_CCER_CC1P_Msk (0x1U << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */
13533 #define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */
13534 #define TIM_CCER_CC1NE_Pos (2U)
13535 #define TIM_CCER_CC1NE_Msk (0x1U << TIM_CCER_CC1NE_Pos) /*!< 0x00000004 */
13536 #define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk /*!<Capture/Compare 1 Complementary output enable */
13537 #define TIM_CCER_CC1NP_Pos (3U)
13538 #define TIM_CCER_CC1NP_Msk (0x1U << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */
13539 #define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */
13540 #define TIM_CCER_CC2E_Pos (4U)
13541 #define TIM_CCER_CC2E_Msk (0x1U << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */
13542 #define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */
13543 #define TIM_CCER_CC2P_Pos (5U)
13544 #define TIM_CCER_CC2P_Msk (0x1U << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */
13545 #define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */
13546 #define TIM_CCER_CC2NE_Pos (6U)
13547 #define TIM_CCER_CC2NE_Msk (0x1U << TIM_CCER_CC2NE_Pos) /*!< 0x00000040 */
13548 #define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk /*!<Capture/Compare 2 Complementary output enable */
13549 #define TIM_CCER_CC2NP_Pos (7U)
13550 #define TIM_CCER_CC2NP_Msk (0x1U << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */
13551 #define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */
13552 #define TIM_CCER_CC3E_Pos (8U)
13553 #define TIM_CCER_CC3E_Msk (0x1U << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */
13554 #define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */
13555 #define TIM_CCER_CC3P_Pos (9U)
13556 #define TIM_CCER_CC3P_Msk (0x1U << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */
13557 #define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */
13558 #define TIM_CCER_CC3NE_Pos (10U)
13559 #define TIM_CCER_CC3NE_Msk (0x1U << TIM_CCER_CC3NE_Pos) /*!< 0x00000400 */
13560 #define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk /*!<Capture/Compare 3 Complementary output enable */
13561 #define TIM_CCER_CC3NP_Pos (11U)
13562 #define TIM_CCER_CC3NP_Msk (0x1U << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */
13563 #define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */
13564 #define TIM_CCER_CC4E_Pos (12U)
13565 #define TIM_CCER_CC4E_Msk (0x1U << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */
13566 #define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */
13567 #define TIM_CCER_CC4P_Pos (13U)
13568 #define TIM_CCER_CC4P_Msk (0x1U << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */
13569 #define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */
13570 #define TIM_CCER_CC4NP_Pos (15U)
13571 #define TIM_CCER_CC4NP_Msk (0x1U << TIM_CCER_CC4NP_Pos) /*!< 0x00008000 */
13572 #define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk /*!<Capture/Compare 4 Complementary output Polarity */
13573
13574 /******************* Bit definition for TIM_CNT register ********************/
13575 #define TIM_CNT_CNT_Pos (0U)
13576 #define TIM_CNT_CNT_Msk (0xFFFFFFFFU << TIM_CNT_CNT_Pos) /*!< 0xFFFFFFFF */
13577 #define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */
13578
13579 /******************* Bit definition for TIM_PSC register ********************/
13580 #define TIM_PSC_PSC_Pos (0U)
13581 #define TIM_PSC_PSC_Msk (0xFFFFU << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */
13582 #define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */
13583
13584 /******************* Bit definition for TIM_ARR register ********************/
13585 #define TIM_ARR_ARR_Pos (0U)
13586 #define TIM_ARR_ARR_Msk (0xFFFFFFFFU << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
13587 #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-reload Value */
13588
13589 /******************* Bit definition for TIM_RCR register ********************/
13590 #define TIM_RCR_REP_Pos (0U)
13591 #define TIM_RCR_REP_Msk (0xFFU << TIM_RCR_REP_Pos) /*!< 0x000000FF */
13592 #define TIM_RCR_REP TIM_RCR_REP_Msk /*!<Repetition Counter Value */
13593
13594 /******************* Bit definition for TIM_CCR1 register *******************/
13595 #define TIM_CCR1_CCR1_Pos (0U)
13596 #define TIM_CCR1_CCR1_Msk (0xFFFFU << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */
13597 #define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */
13598
13599 /******************* Bit definition for TIM_CCR2 register *******************/
13600 #define TIM_CCR2_CCR2_Pos (0U)
13601 #define TIM_CCR2_CCR2_Msk (0xFFFFU << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */
13602 #define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */
13603
13604 /******************* Bit definition for TIM_CCR3 register *******************/
13605 #define TIM_CCR3_CCR3_Pos (0U)
13606 #define TIM_CCR3_CCR3_Msk (0xFFFFU << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */
13607 #define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */
13608
13609 /******************* Bit definition for TIM_CCR4 register *******************/
13610 #define TIM_CCR4_CCR4_Pos (0U)
13611 #define TIM_CCR4_CCR4_Msk (0xFFFFU << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
13612 #define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */
13613
13614 /******************* Bit definition for TIM_BDTR register *******************/
13615 #define TIM_BDTR_DTG_Pos (0U)
13616 #define TIM_BDTR_DTG_Msk (0xFFU << TIM_BDTR_DTG_Pos) /*!< 0x000000FF */
13617 #define TIM_BDTR_DTG TIM_BDTR_DTG_Msk /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
13618 #define TIM_BDTR_DTG_0 (0x01U << TIM_BDTR_DTG_Pos) /*!< 0x0001 */
13619 #define TIM_BDTR_DTG_1 (0x02U << TIM_BDTR_DTG_Pos) /*!< 0x0002 */
13620 #define TIM_BDTR_DTG_2 (0x04U << TIM_BDTR_DTG_Pos) /*!< 0x0004 */
13621 #define TIM_BDTR_DTG_3 (0x08U << TIM_BDTR_DTG_Pos) /*!< 0x0008 */
13622 #define TIM_BDTR_DTG_4 (0x10U << TIM_BDTR_DTG_Pos) /*!< 0x0010 */
13623 #define TIM_BDTR_DTG_5 (0x20U << TIM_BDTR_DTG_Pos) /*!< 0x0020 */
13624 #define TIM_BDTR_DTG_6 (0x40U << TIM_BDTR_DTG_Pos) /*!< 0x0040 */
13625 #define TIM_BDTR_DTG_7 (0x80U << TIM_BDTR_DTG_Pos) /*!< 0x0080 */
13626
13627 #define TIM_BDTR_LOCK_Pos (8U)
13628 #define TIM_BDTR_LOCK_Msk (0x3U << TIM_BDTR_LOCK_Pos) /*!< 0x00000300 */
13629 #define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk /*!<LOCK[1:0] bits (Lock Configuration) */
13630 #define TIM_BDTR_LOCK_0 (0x1U << TIM_BDTR_LOCK_Pos) /*!< 0x0100 */
13631 #define TIM_BDTR_LOCK_1 (0x2U << TIM_BDTR_LOCK_Pos) /*!< 0x0200 */
13632
13633 #define TIM_BDTR_OSSI_Pos (10U)
13634 #define TIM_BDTR_OSSI_Msk (0x1U << TIM_BDTR_OSSI_Pos) /*!< 0x00000400 */
13635 #define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk /*!<Off-State Selection for Idle mode */
13636 #define TIM_BDTR_OSSR_Pos (11U)
13637 #define TIM_BDTR_OSSR_Msk (0x1U << TIM_BDTR_OSSR_Pos) /*!< 0x00000800 */
13638 #define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk /*!<Off-State Selection for Run mode */
13639 #define TIM_BDTR_BKE_Pos (12U)
13640 #define TIM_BDTR_BKE_Msk (0x1U << TIM_BDTR_BKE_Pos) /*!< 0x00001000 */
13641 #define TIM_BDTR_BKE TIM_BDTR_BKE_Msk /*!<Break enable */
13642 #define TIM_BDTR_BKP_Pos (13U)
13643 #define TIM_BDTR_BKP_Msk (0x1U << TIM_BDTR_BKP_Pos) /*!< 0x00002000 */
13644 #define TIM_BDTR_BKP TIM_BDTR_BKP_Msk /*!<Break Polarity */
13645 #define TIM_BDTR_AOE_Pos (14U)
13646 #define TIM_BDTR_AOE_Msk (0x1U << TIM_BDTR_AOE_Pos) /*!< 0x00004000 */
13647 #define TIM_BDTR_AOE TIM_BDTR_AOE_Msk /*!<Automatic Output enable */
13648 #define TIM_BDTR_MOE_Pos (15U)
13649 #define TIM_BDTR_MOE_Msk (0x1U << TIM_BDTR_MOE_Pos) /*!< 0x00008000 */
13650 #define TIM_BDTR_MOE TIM_BDTR_MOE_Msk /*!<Main Output enable */
13651
13652 /******************* Bit definition for TIM_DCR register ********************/
13653 #define TIM_DCR_DBA_Pos (0U)
13654 #define TIM_DCR_DBA_Msk (0x1FU << TIM_DCR_DBA_Pos) /*!< 0x0000001F */
13655 #define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */
13656 #define TIM_DCR_DBA_0 (0x01U << TIM_DCR_DBA_Pos) /*!< 0x0001 */
13657 #define TIM_DCR_DBA_1 (0x02U << TIM_DCR_DBA_Pos) /*!< 0x0002 */
13658 #define TIM_DCR_DBA_2 (0x04U << TIM_DCR_DBA_Pos) /*!< 0x0004 */
13659 #define TIM_DCR_DBA_3 (0x08U << TIM_DCR_DBA_Pos) /*!< 0x0008 */
13660 #define TIM_DCR_DBA_4 (0x10U << TIM_DCR_DBA_Pos) /*!< 0x0010 */
13661
13662 #define TIM_DCR_DBL_Pos (8U)
13663 #define TIM_DCR_DBL_Msk (0x1FU << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */
13664 #define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */
13665 #define TIM_DCR_DBL_0 (0x01U << TIM_DCR_DBL_Pos) /*!< 0x0100 */
13666 #define TIM_DCR_DBL_1 (0x02U << TIM_DCR_DBL_Pos) /*!< 0x0200 */
13667 #define TIM_DCR_DBL_2 (0x04U << TIM_DCR_DBL_Pos) /*!< 0x0400 */
13668 #define TIM_DCR_DBL_3 (0x08U << TIM_DCR_DBL_Pos) /*!< 0x0800 */
13669 #define TIM_DCR_DBL_4 (0x10U << TIM_DCR_DBL_Pos) /*!< 0x1000 */
13670
13671 /******************* Bit definition for TIM_DMAR register *******************/
13672 #define TIM_DMAR_DMAB_Pos (0U)
13673 #define TIM_DMAR_DMAB_Msk (0xFFFFU << TIM_DMAR_DMAB_Pos) /*!< 0x0000FFFF */
13674 #define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */
13675
13676 /******************* Bit definition for TIM_OR register *********************/
13677 #define TIM_OR_TI1_RMP_Pos (0U)
13678 #define TIM_OR_TI1_RMP_Msk (0x3U << TIM_OR_TI1_RMP_Pos) /*!< 0x00000003 */
13679 #define TIM_OR_TI1_RMP TIM_OR_TI1_RMP_Msk /*!< TI1_RMP[1:0] bits (TIM11 Input Capture 1 remap) */
13680 #define TIM_OR_TI1_RMP_0 (0x1U << TIM_OR_TI1_RMP_Pos) /*!< 0x00000001 */
13681 #define TIM_OR_TI1_RMP_1 (0x2U << TIM_OR_TI1_RMP_Pos) /*!< 0x00000002 */
13682
13683 #define TIM_OR_TI4_RMP_Pos (6U)
13684 #define TIM_OR_TI4_RMP_Msk (0x3U << TIM_OR_TI4_RMP_Pos) /*!< 0x000000C0 */
13685 #define TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap) */
13686 #define TIM_OR_TI4_RMP_0 (0x1U << TIM_OR_TI4_RMP_Pos) /*!< 0x0040 */
13687 #define TIM_OR_TI4_RMP_1 (0x2U << TIM_OR_TI4_RMP_Pos) /*!< 0x0080 */
13688 #define TIM_OR_ITR1_RMP_Pos (10U)
13689 #define TIM_OR_ITR1_RMP_Msk (0x3U << TIM_OR_ITR1_RMP_Pos) /*!< 0x00000C00 */
13690 #define TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */
13691 #define TIM_OR_ITR1_RMP_0 (0x1U << TIM_OR_ITR1_RMP_Pos) /*!< 0x0400 */
13692 #define TIM_OR_ITR1_RMP_1 (0x2U << TIM_OR_ITR1_RMP_Pos) /*!< 0x0800 */
13693
13694
13695 /******************************************************************************/
13696 /* */
13697 /* Universal Synchronous Asynchronous Receiver Transmitter */
13698 /* */
13699 /******************************************************************************/
13700 /******************* Bit definition for USART_SR register *******************/
13701 #define USART_SR_PE_Pos (0U)
13702 #define USART_SR_PE_Msk (0x1U << USART_SR_PE_Pos) /*!< 0x00000001 */
13703 #define USART_SR_PE USART_SR_PE_Msk /*!<Parity Error */
13704 #define USART_SR_FE_Pos (1U)
13705 #define USART_SR_FE_Msk (0x1U << USART_SR_FE_Pos) /*!< 0x00000002 */
13706 #define USART_SR_FE USART_SR_FE_Msk /*!<Framing Error */
13707 #define USART_SR_NE_Pos (2U)
13708 #define USART_SR_NE_Msk (0x1U << USART_SR_NE_Pos) /*!< 0x00000004 */
13709 #define USART_SR_NE USART_SR_NE_Msk /*!<Noise Error Flag */
13710 #define USART_SR_ORE_Pos (3U)
13711 #define USART_SR_ORE_Msk (0x1U << USART_SR_ORE_Pos) /*!< 0x00000008 */
13712 #define USART_SR_ORE USART_SR_ORE_Msk /*!<OverRun Error */
13713 #define USART_SR_IDLE_Pos (4U)
13714 #define USART_SR_IDLE_Msk (0x1U << USART_SR_IDLE_Pos) /*!< 0x00000010 */
13715 #define USART_SR_IDLE USART_SR_IDLE_Msk /*!<IDLE line detected */
13716 #define USART_SR_RXNE_Pos (5U)
13717 #define USART_SR_RXNE_Msk (0x1U << USART_SR_RXNE_Pos) /*!< 0x00000020 */
13718 #define USART_SR_RXNE USART_SR_RXNE_Msk /*!<Read Data Register Not Empty */
13719 #define USART_SR_TC_Pos (6U)
13720 #define USART_SR_TC_Msk (0x1U << USART_SR_TC_Pos) /*!< 0x00000040 */
13721 #define USART_SR_TC USART_SR_TC_Msk /*!<Transmission Complete */
13722 #define USART_SR_TXE_Pos (7U)
13723 #define USART_SR_TXE_Msk (0x1U << USART_SR_TXE_Pos) /*!< 0x00000080 */
13724 #define USART_SR_TXE USART_SR_TXE_Msk /*!<Transmit Data Register Empty */
13725 #define USART_SR_LBD_Pos (8U)
13726 #define USART_SR_LBD_Msk (0x1U << USART_SR_LBD_Pos) /*!< 0x00000100 */
13727 #define USART_SR_LBD USART_SR_LBD_Msk /*!<LIN Break Detection Flag */
13728 #define USART_SR_CTS_Pos (9U)
13729 #define USART_SR_CTS_Msk (0x1U << USART_SR_CTS_Pos) /*!< 0x00000200 */
13730 #define USART_SR_CTS USART_SR_CTS_Msk /*!<CTS Flag */
13731
13732 /******************* Bit definition for USART_DR register *******************/
13733 #define USART_DR_DR_Pos (0U)
13734 #define USART_DR_DR_Msk (0x1FFU << USART_DR_DR_Pos) /*!< 0x000001FF */
13735 #define USART_DR_DR USART_DR_DR_Msk /*!<Data value */
13736
13737 /****************** Bit definition for USART_BRR register *******************/
13738 #define USART_BRR_DIV_Fraction_Pos (0U)
13739 #define USART_BRR_DIV_Fraction_Msk (0xFU << USART_BRR_DIV_Fraction_Pos) /*!< 0x0000000F */
13740 #define USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk /*!<Fraction of USARTDIV */
13741 #define USART_BRR_DIV_Mantissa_Pos (4U)
13742 #define USART_BRR_DIV_Mantissa_Msk (0xFFFU << USART_BRR_DIV_Mantissa_Pos) /*!< 0x0000FFF0 */
13743 #define USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk /*!<Mantissa of USARTDIV */
13744
13745 /****************** Bit definition for USART_CR1 register *******************/
13746 #define USART_CR1_SBK_Pos (0U)
13747 #define USART_CR1_SBK_Msk (0x1U << USART_CR1_SBK_Pos) /*!< 0x00000001 */
13748 #define USART_CR1_SBK USART_CR1_SBK_Msk /*!<Send Break */
13749 #define USART_CR1_RWU_Pos (1U)
13750 #define USART_CR1_RWU_Msk (0x1U << USART_CR1_RWU_Pos) /*!< 0x00000002 */
13751 #define USART_CR1_RWU USART_CR1_RWU_Msk /*!<Receiver wakeup */
13752 #define USART_CR1_RE_Pos (2U)
13753 #define USART_CR1_RE_Msk (0x1U << USART_CR1_RE_Pos) /*!< 0x00000004 */
13754 #define USART_CR1_RE USART_CR1_RE_Msk /*!<Receiver Enable */
13755 #define USART_CR1_TE_Pos (3U)
13756 #define USART_CR1_TE_Msk (0x1U << USART_CR1_TE_Pos) /*!< 0x00000008 */
13757 #define USART_CR1_TE USART_CR1_TE_Msk /*!<Transmitter Enable */
13758 #define USART_CR1_IDLEIE_Pos (4U)
13759 #define USART_CR1_IDLEIE_Msk (0x1U << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */
13760 #define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!<IDLE Interrupt Enable */
13761 #define USART_CR1_RXNEIE_Pos (5U)
13762 #define USART_CR1_RXNEIE_Msk (0x1U << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */
13763 #define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!<RXNE Interrupt Enable */
13764 #define USART_CR1_TCIE_Pos (6U)
13765 #define USART_CR1_TCIE_Msk (0x1U << USART_CR1_TCIE_Pos) /*!< 0x00000040 */
13766 #define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!<Transmission Complete Interrupt Enable */
13767 #define USART_CR1_TXEIE_Pos (7U)
13768 #define USART_CR1_TXEIE_Msk (0x1U << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */
13769 #define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!<TXE Interrupt Enable */
13770 #define USART_CR1_PEIE_Pos (8U)
13771 #define USART_CR1_PEIE_Msk (0x1U << USART_CR1_PEIE_Pos) /*!< 0x00000100 */
13772 #define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!<PE Interrupt Enable */
13773 #define USART_CR1_PS_Pos (9U)
13774 #define USART_CR1_PS_Msk (0x1U << USART_CR1_PS_Pos) /*!< 0x00000200 */
13775 #define USART_CR1_PS USART_CR1_PS_Msk /*!<Parity Selection */
13776 #define USART_CR1_PCE_Pos (10U)
13777 #define USART_CR1_PCE_Msk (0x1U << USART_CR1_PCE_Pos) /*!< 0x00000400 */
13778 #define USART_CR1_PCE USART_CR1_PCE_Msk /*!<Parity Control Enable */
13779 #define USART_CR1_WAKE_Pos (11U)
13780 #define USART_CR1_WAKE_Msk (0x1U << USART_CR1_WAKE_Pos) /*!< 0x00000800 */
13781 #define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!<Wakeup method */
13782 #define USART_CR1_M_Pos (12U)
13783 #define USART_CR1_M_Msk (0x1U << USART_CR1_M_Pos) /*!< 0x00001000 */
13784 #define USART_CR1_M USART_CR1_M_Msk /*!<Word length */
13785 #define USART_CR1_UE_Pos (13U)
13786 #define USART_CR1_UE_Msk (0x1U << USART_CR1_UE_Pos) /*!< 0x00002000 */
13787 #define USART_CR1_UE USART_CR1_UE_Msk /*!<USART Enable */
13788 #define USART_CR1_OVER8_Pos (15U)
13789 #define USART_CR1_OVER8_Msk (0x1U << USART_CR1_OVER8_Pos) /*!< 0x00008000 */
13790 #define USART_CR1_OVER8 USART_CR1_OVER8_Msk /*!<USART Oversampling by 8 enable */
13791
13792 /****************** Bit definition for USART_CR2 register *******************/
13793 #define USART_CR2_ADD_Pos (0U)
13794 #define USART_CR2_ADD_Msk (0xFU << USART_CR2_ADD_Pos) /*!< 0x0000000F */
13795 #define USART_CR2_ADD USART_CR2_ADD_Msk /*!<Address of the USART node */
13796 #define USART_CR2_LBDL_Pos (5U)
13797 #define USART_CR2_LBDL_Msk (0x1U << USART_CR2_LBDL_Pos) /*!< 0x00000020 */
13798 #define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!<LIN Break Detection Length */
13799 #define USART_CR2_LBDIE_Pos (6U)
13800 #define USART_CR2_LBDIE_Msk (0x1U << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */
13801 #define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!<LIN Break Detection Interrupt Enable */
13802 #define USART_CR2_LBCL_Pos (8U)
13803 #define USART_CR2_LBCL_Msk (0x1U << USART_CR2_LBCL_Pos) /*!< 0x00000100 */
13804 #define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!<Last Bit Clock pulse */
13805 #define USART_CR2_CPHA_Pos (9U)
13806 #define USART_CR2_CPHA_Msk (0x1U << USART_CR2_CPHA_Pos) /*!< 0x00000200 */
13807 #define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!<Clock Phase */
13808 #define USART_CR2_CPOL_Pos (10U)
13809 #define USART_CR2_CPOL_Msk (0x1U << USART_CR2_CPOL_Pos) /*!< 0x00000400 */
13810 #define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!<Clock Polarity */
13811 #define USART_CR2_CLKEN_Pos (11U)
13812 #define USART_CR2_CLKEN_Msk (0x1U << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */
13813 #define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!<Clock Enable */
13814
13815 #define USART_CR2_STOP_Pos (12U)
13816 #define USART_CR2_STOP_Msk (0x3U << USART_CR2_STOP_Pos) /*!< 0x00003000 */
13817 #define USART_CR2_STOP USART_CR2_STOP_Msk /*!<STOP[1:0] bits (STOP bits) */
13818 #define USART_CR2_STOP_0 (0x1U << USART_CR2_STOP_Pos) /*!< 0x1000 */
13819 #define USART_CR2_STOP_1 (0x2U << USART_CR2_STOP_Pos) /*!< 0x2000 */
13820
13821 #define USART_CR2_LINEN_Pos (14U)
13822 #define USART_CR2_LINEN_Msk (0x1U << USART_CR2_LINEN_Pos) /*!< 0x00004000 */
13823 #define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!<LIN mode enable */
13824
13825 /****************** Bit definition for USART_CR3 register *******************/
13826 #define USART_CR3_EIE_Pos (0U)
13827 #define USART_CR3_EIE_Msk (0x1U << USART_CR3_EIE_Pos) /*!< 0x00000001 */
13828 #define USART_CR3_EIE USART_CR3_EIE_Msk /*!<Error Interrupt Enable */
13829 #define USART_CR3_IREN_Pos (1U)
13830 #define USART_CR3_IREN_Msk (0x1U << USART_CR3_IREN_Pos) /*!< 0x00000002 */
13831 #define USART_CR3_IREN USART_CR3_IREN_Msk /*!<IrDA mode Enable */
13832 #define USART_CR3_IRLP_Pos (2U)
13833 #define USART_CR3_IRLP_Msk (0x1U << USART_CR3_IRLP_Pos) /*!< 0x00000004 */
13834 #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!<IrDA Low-Power */
13835 #define USART_CR3_HDSEL_Pos (3U)
13836 #define USART_CR3_HDSEL_Msk (0x1U << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */
13837 #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!<Half-Duplex Selection */
13838 #define USART_CR3_NACK_Pos (4U)
13839 #define USART_CR3_NACK_Msk (0x1U << USART_CR3_NACK_Pos) /*!< 0x00000010 */
13840 #define USART_CR3_NACK USART_CR3_NACK_Msk /*!<Smartcard NACK enable */
13841 #define USART_CR3_SCEN_Pos (5U)
13842 #define USART_CR3_SCEN_Msk (0x1U << USART_CR3_SCEN_Pos) /*!< 0x00000020 */
13843 #define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!<Smartcard mode enable */
13844 #define USART_CR3_DMAR_Pos (6U)
13845 #define USART_CR3_DMAR_Msk (0x1U << USART_CR3_DMAR_Pos) /*!< 0x00000040 */
13846 #define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!<DMA Enable Receiver */
13847 #define USART_CR3_DMAT_Pos (7U)
13848 #define USART_CR3_DMAT_Msk (0x1U << USART_CR3_DMAT_Pos) /*!< 0x00000080 */
13849 #define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!<DMA Enable Transmitter */
13850 #define USART_CR3_RTSE_Pos (8U)
13851 #define USART_CR3_RTSE_Msk (0x1U << USART_CR3_RTSE_Pos) /*!< 0x00000100 */
13852 #define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!<RTS Enable */
13853 #define USART_CR3_CTSE_Pos (9U)
13854 #define USART_CR3_CTSE_Msk (0x1U << USART_CR3_CTSE_Pos) /*!< 0x00000200 */
13855 #define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!<CTS Enable */
13856 #define USART_CR3_CTSIE_Pos (10U)
13857 #define USART_CR3_CTSIE_Msk (0x1U << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */
13858 #define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!<CTS Interrupt Enable */
13859 #define USART_CR3_ONEBIT_Pos (11U)
13860 #define USART_CR3_ONEBIT_Msk (0x1U << USART_CR3_ONEBIT_Pos) /*!< 0x00000800 */
13861 #define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk /*!<USART One bit method enable */
13862
13863 /****************** Bit definition for USART_GTPR register ******************/
13864 #define USART_GTPR_PSC_Pos (0U)
13865 #define USART_GTPR_PSC_Msk (0xFFU << USART_GTPR_PSC_Pos) /*!< 0x000000FF */
13866 #define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!<PSC[7:0] bits (Prescaler value) */
13867 #define USART_GTPR_PSC_0 (0x01U << USART_GTPR_PSC_Pos) /*!< 0x0001 */
13868 #define USART_GTPR_PSC_1 (0x02U << USART_GTPR_PSC_Pos) /*!< 0x0002 */
13869 #define USART_GTPR_PSC_2 (0x04U << USART_GTPR_PSC_Pos) /*!< 0x0004 */
13870 #define USART_GTPR_PSC_3 (0x08U << USART_GTPR_PSC_Pos) /*!< 0x0008 */
13871 #define USART_GTPR_PSC_4 (0x10U << USART_GTPR_PSC_Pos) /*!< 0x0010 */
13872 #define USART_GTPR_PSC_5 (0x20U << USART_GTPR_PSC_Pos) /*!< 0x0020 */
13873 #define USART_GTPR_PSC_6 (0x40U << USART_GTPR_PSC_Pos) /*!< 0x0040 */
13874 #define USART_GTPR_PSC_7 (0x80U << USART_GTPR_PSC_Pos) /*!< 0x0080 */
13875
13876 #define USART_GTPR_GT_Pos (8U)
13877 #define USART_GTPR_GT_Msk (0xFFU << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */
13878 #define USART_GTPR_GT USART_GTPR_GT_Msk /*!<Guard time value */
13879
13880 /******************************************************************************/
13881 /* */
13882 /* Window WATCHDOG */
13883 /* */
13884 /******************************************************************************/
13885 /******************* Bit definition for WWDG_CR register ********************/
13886 #define WWDG_CR_T_Pos (0U)
13887 #define WWDG_CR_T_Msk (0x7FU << WWDG_CR_T_Pos) /*!< 0x0000007F */
13888 #define WWDG_CR_T WWDG_CR_T_Msk /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
13889 #define WWDG_CR_T_0 (0x01U << WWDG_CR_T_Pos) /*!< 0x01 */
13890 #define WWDG_CR_T_1 (0x02U << WWDG_CR_T_Pos) /*!< 0x02 */
13891 #define WWDG_CR_T_2 (0x04U << WWDG_CR_T_Pos) /*!< 0x04 */
13892 #define WWDG_CR_T_3 (0x08U << WWDG_CR_T_Pos) /*!< 0x08 */
13893 #define WWDG_CR_T_4 (0x10U << WWDG_CR_T_Pos) /*!< 0x10 */
13894 #define WWDG_CR_T_5 (0x20U << WWDG_CR_T_Pos) /*!< 0x20 */
13895 #define WWDG_CR_T_6 (0x40U << WWDG_CR_T_Pos) /*!< 0x40 */
13896 /* Legacy defines */
13897 #define WWDG_CR_T0 WWDG_CR_T_0
13898 #define WWDG_CR_T1 WWDG_CR_T_1
13899 #define WWDG_CR_T2 WWDG_CR_T_2
13900 #define WWDG_CR_T3 WWDG_CR_T_3
13901 #define WWDG_CR_T4 WWDG_CR_T_4
13902 #define WWDG_CR_T5 WWDG_CR_T_5
13903 #define WWDG_CR_T6 WWDG_CR_T_6
13904
13905 #define WWDG_CR_WDGA_Pos (7U)
13906 #define WWDG_CR_WDGA_Msk (0x1U << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */
13907 #define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!<Activation bit */
13908
13909 /******************* Bit definition for WWDG_CFR register *******************/
13910 #define WWDG_CFR_W_Pos (0U)
13911 #define WWDG_CFR_W_Msk (0x7FU << WWDG_CFR_W_Pos) /*!< 0x0000007F */
13912 #define WWDG_CFR_W WWDG_CFR_W_Msk /*!<W[6:0] bits (7-bit window value) */
13913 #define WWDG_CFR_W_0 (0x01U << WWDG_CFR_W_Pos) /*!< 0x0001 */
13914 #define WWDG_CFR_W_1 (0x02U << WWDG_CFR_W_Pos) /*!< 0x0002 */
13915 #define WWDG_CFR_W_2 (0x04U << WWDG_CFR_W_Pos) /*!< 0x0004 */
13916 #define WWDG_CFR_W_3 (0x08U << WWDG_CFR_W_Pos) /*!< 0x0008 */
13917 #define WWDG_CFR_W_4 (0x10U << WWDG_CFR_W_Pos) /*!< 0x0010 */
13918 #define WWDG_CFR_W_5 (0x20U << WWDG_CFR_W_Pos) /*!< 0x0020 */
13919 #define WWDG_CFR_W_6 (0x40U << WWDG_CFR_W_Pos) /*!< 0x0040 */
13920 /* Legacy defines */
13921 #define WWDG_CFR_W0 WWDG_CFR_W_0
13922 #define WWDG_CFR_W1 WWDG_CFR_W_1
13923 #define WWDG_CFR_W2 WWDG_CFR_W_2
13924 #define WWDG_CFR_W3 WWDG_CFR_W_3
13925 #define WWDG_CFR_W4 WWDG_CFR_W_4
13926 #define WWDG_CFR_W5 WWDG_CFR_W_5
13927 #define WWDG_CFR_W6 WWDG_CFR_W_6
13928
13929 #define WWDG_CFR_WDGTB_Pos (7U)
13930 #define WWDG_CFR_WDGTB_Msk (0x3U << WWDG_CFR_WDGTB_Pos) /*!< 0x00000180 */
13931 #define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!<WDGTB[1:0] bits (Timer Base) */
13932 #define WWDG_CFR_WDGTB_0 (0x1U << WWDG_CFR_WDGTB_Pos) /*!< 0x0080 */
13933 #define WWDG_CFR_WDGTB_1 (0x2U << WWDG_CFR_WDGTB_Pos) /*!< 0x0100 */
13934 /* Legacy defines */
13935 #define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
13936 #define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
13937
13938 #define WWDG_CFR_EWI_Pos (9U)
13939 #define WWDG_CFR_EWI_Msk (0x1U << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */
13940 #define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!<Early Wakeup Interrupt */
13941
13942 /******************* Bit definition for WWDG_SR register ********************/
13943 #define WWDG_SR_EWIF_Pos (0U)
13944 #define WWDG_SR_EWIF_Msk (0x1U << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */
13945 #define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!<Early Wakeup Interrupt Flag */
13946
13947
13948 /******************************************************************************/
13949 /* */
13950 /* DBG */
13951 /* */
13952 /******************************************************************************/
13953 /******************** Bit definition for DBGMCU_IDCODE register *************/
13954 #define DBGMCU_IDCODE_DEV_ID_Pos (0U)
13955 #define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFU << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
13956 #define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk
13957 #define DBGMCU_IDCODE_REV_ID_Pos (16U)
13958 #define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFU << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
13959 #define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk
13960
13961 /******************** Bit definition for DBGMCU_CR register *****************/
13962 #define DBGMCU_CR_DBG_SLEEP_Pos (0U)
13963 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1U << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
13964 #define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk
13965 #define DBGMCU_CR_DBG_STOP_Pos (1U)
13966 #define DBGMCU_CR_DBG_STOP_Msk (0x1U << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */
13967 #define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk
13968 #define DBGMCU_CR_DBG_STANDBY_Pos (2U)
13969 #define DBGMCU_CR_DBG_STANDBY_Msk (0x1U << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
13970 #define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk
13971 #define DBGMCU_CR_TRACE_IOEN_Pos (5U)
13972 #define DBGMCU_CR_TRACE_IOEN_Msk (0x1U << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */
13973 #define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk
13974
13975 #define DBGMCU_CR_TRACE_MODE_Pos (6U)
13976 #define DBGMCU_CR_TRACE_MODE_Msk (0x3U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */
13977 #define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk
13978 #define DBGMCU_CR_TRACE_MODE_0 (0x1U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */
13979 #define DBGMCU_CR_TRACE_MODE_1 (0x2U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */
13980
13981 /******************** Bit definition for DBGMCU_APB1_FZ register ************/
13982 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U)
13983 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
13984 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
13985 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U)
13986 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
13987 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
13988 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U)
13989 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */
13990 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
13991 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U)
13992 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*!< 0x00000008 */
13993 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
13994 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U)
13995 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
13996 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
13997 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U)
13998 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
13999 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
14000 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U)
14001 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) /*!< 0x00000040 */
14002 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk
14003 #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U)
14004 #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos) /*!< 0x00000080 */
14005 #define DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk
14006 #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U)
14007 #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) /*!< 0x00000100 */
14008 #define DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
14009 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)
14010 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */
14011 #define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
14012 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)
14013 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
14014 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
14015 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)
14016 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
14017 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
14018 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U)
14019 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00200000 */
14020 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
14021 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U)
14022 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00400000 */
14023 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
14024 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U)
14025 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) /*!< 0x00800000 */
14026 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
14027 #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos (24U)
14028 #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos) /*!< 0x01000000 */
14029 #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk
14030 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U)
14031 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) /*!< 0x02000000 */
14032 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk
14033 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U)
14034 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos) /*!< 0x04000000 */
14035 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk
14036 /* Old IWDGSTOP bit definition, maintained for legacy purpose */
14037 #define DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP
14038
14039 /******************** Bit definition for DBGMCU_APB2_FZ register ************/
14040 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U)
14041 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*!< 0x00000001 */
14042 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
14043 #define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U)
14044 #define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) /*!< 0x00000002 */
14045 #define DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk
14046 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U)
14047 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) /*!< 0x00010000 */
14048 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
14049 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U)
14050 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) /*!< 0x00020000 */
14051 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
14052 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U)
14053 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) /*!< 0x00040000 */
14054 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
14055
14056 /******************************************************************************/
14057 /* */
14058 /* USB_OTG */
14059 /* */
14060 /******************************************************************************/
14061 /******************** Bit definition for USB_OTG_GOTGCTL register ***********/
14062 #define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)
14063 #define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1U << USB_OTG_GOTGCTL_SRQSCS_Pos) /*!< 0x00000001 */
14064 #define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk /*!< Session request success */
14065 #define USB_OTG_GOTGCTL_SRQ_Pos (1U)
14066 #define USB_OTG_GOTGCTL_SRQ_Msk (0x1U << USB_OTG_GOTGCTL_SRQ_Pos) /*!< 0x00000002 */
14067 #define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk /*!< Session request */
14068 #define USB_OTG_GOTGCTL_VBVALOEN_Pos (2U)
14069 #define USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_VBVALOEN_Pos) /*!< 0x00000004 */
14070 #define USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk /*!< VBUS valid override enable */
14071 #define USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U)
14072 #define USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_VBVALOVAL_Pos) /*!< 0x00000008 */
14073 #define USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk /*!< VBUS valid override value */
14074 #define USB_OTG_GOTGCTL_AVALOEN_Pos (4U)
14075 #define USB_OTG_GOTGCTL_AVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_AVALOEN_Pos) /*!< 0x00000010 */
14076 #define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk /*!< A-peripheral session valid override enable */
14077 #define USB_OTG_GOTGCTL_AVALOVAL_Pos (5U)
14078 #define USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_AVALOVAL_Pos) /*!< 0x00000020 */
14079 #define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk /*!< A-peripheral session valid override value */
14080 #define USB_OTG_GOTGCTL_BVALOEN_Pos (6U)
14081 #define USB_OTG_GOTGCTL_BVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_BVALOEN_Pos) /*!< 0x00000040 */
14082 #define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk /*!< B-peripheral session valid override enable */
14083 #define USB_OTG_GOTGCTL_BVALOVAL_Pos (7U)
14084 #define USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_BVALOVAL_Pos) /*!< 0x00000080 */
14085 #define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk /*!< B-peripheral session valid override value */
14086 #define USB_OTG_GOTGCTL_HNGSCS_Pos (8U)
14087 #define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1U << USB_OTG_GOTGCTL_HNGSCS_Pos) /*!< 0x00000100 */
14088 #define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk /*!< Host set HNP enable */
14089 #define USB_OTG_GOTGCTL_HNPRQ_Pos (9U)
14090 #define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1U << USB_OTG_GOTGCTL_HNPRQ_Pos) /*!< 0x00000200 */
14091 #define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk /*!< HNP request */
14092 #define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U)
14093 #define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1U << USB_OTG_GOTGCTL_HSHNPEN_Pos) /*!< 0x00000400 */
14094 #define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk /*!< Host set HNP enable */
14095 #define USB_OTG_GOTGCTL_DHNPEN_Pos (11U)
14096 #define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1U << USB_OTG_GOTGCTL_DHNPEN_Pos) /*!< 0x00000800 */
14097 #define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk /*!< Device HNP enabled */
14098 #define USB_OTG_GOTGCTL_EHEN_Pos (12U)
14099 #define USB_OTG_GOTGCTL_EHEN_Msk (0x1U << USB_OTG_GOTGCTL_EHEN_Pos) /*!< 0x00001000 */
14100 #define USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk /*!< Embedded host enable */
14101 #define USB_OTG_GOTGCTL_CIDSTS_Pos (16U)
14102 #define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1U << USB_OTG_GOTGCTL_CIDSTS_Pos) /*!< 0x00010000 */
14103 #define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk /*!< Connector ID status */
14104 #define USB_OTG_GOTGCTL_DBCT_Pos (17U)
14105 #define USB_OTG_GOTGCTL_DBCT_Msk (0x1U << USB_OTG_GOTGCTL_DBCT_Pos) /*!< 0x00020000 */
14106 #define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk /*!< Long/short debounce time */
14107 #define USB_OTG_GOTGCTL_ASVLD_Pos (18U)
14108 #define USB_OTG_GOTGCTL_ASVLD_Msk (0x1U << USB_OTG_GOTGCTL_ASVLD_Pos) /*!< 0x00040000 */
14109 #define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk /*!< A-session valid */
14110 #define USB_OTG_GOTGCTL_BSESVLD_Pos (19U)
14111 #define USB_OTG_GOTGCTL_BSESVLD_Msk (0x1U << USB_OTG_GOTGCTL_BSESVLD_Pos) /*!< 0x00080000 */
14112 #define USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk /*!< B-session valid */
14113 #define USB_OTG_GOTGCTL_OTGVER_Pos (20U)
14114 #define USB_OTG_GOTGCTL_OTGVER_Msk (0x1U << USB_OTG_GOTGCTL_OTGVER_Pos) /*!< 0x00100000 */
14115 #define USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk /*!< OTG version */
14116
14117 /******************** Bit definition forUSB_OTG_HCFG register ********************/
14118
14119 #define USB_OTG_HCFG_FSLSPCS_Pos (0U)
14120 #define USB_OTG_HCFG_FSLSPCS_Msk (0x3U << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000003 */
14121 #define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk /*!< FS/LS PHY clock select */
14122 #define USB_OTG_HCFG_FSLSPCS_0 (0x1U << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000001 */
14123 #define USB_OTG_HCFG_FSLSPCS_1 (0x2U << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000002 */
14124 #define USB_OTG_HCFG_FSLSS_Pos (2U)
14125 #define USB_OTG_HCFG_FSLSS_Msk (0x1U << USB_OTG_HCFG_FSLSS_Pos) /*!< 0x00000004 */
14126 #define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk /*!< FS- and LS-only support */
14127
14128 /******************** Bit definition for USB_OTG_DCFG register ********************/
14129
14130 #define USB_OTG_DCFG_DSPD_Pos (0U)
14131 #define USB_OTG_DCFG_DSPD_Msk (0x3U << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000003 */
14132 #define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk /*!< Device speed */
14133 #define USB_OTG_DCFG_DSPD_0 (0x1U << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000001 */
14134 #define USB_OTG_DCFG_DSPD_1 (0x2U << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000002 */
14135 #define USB_OTG_DCFG_NZLSOHSK_Pos (2U)
14136 #define USB_OTG_DCFG_NZLSOHSK_Msk (0x1U << USB_OTG_DCFG_NZLSOHSK_Pos) /*!< 0x00000004 */
14137 #define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk /*!< Nonzero-length status OUT handshake */
14138
14139 #define USB_OTG_DCFG_DAD_Pos (4U)
14140 #define USB_OTG_DCFG_DAD_Msk (0x7FU << USB_OTG_DCFG_DAD_Pos) /*!< 0x000007F0 */
14141 #define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk /*!< Device address */
14142 #define USB_OTG_DCFG_DAD_0 (0x01U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000010 */
14143 #define USB_OTG_DCFG_DAD_1 (0x02U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000020 */
14144 #define USB_OTG_DCFG_DAD_2 (0x04U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000040 */
14145 #define USB_OTG_DCFG_DAD_3 (0x08U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000080 */
14146 #define USB_OTG_DCFG_DAD_4 (0x10U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000100 */
14147 #define USB_OTG_DCFG_DAD_5 (0x20U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000200 */
14148 #define USB_OTG_DCFG_DAD_6 (0x40U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000400 */
14149
14150 #define USB_OTG_DCFG_PFIVL_Pos (11U)
14151 #define USB_OTG_DCFG_PFIVL_Msk (0x3U << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001800 */
14152 #define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk /*!< Periodic (micro)frame interval */
14153 #define USB_OTG_DCFG_PFIVL_0 (0x1U << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00000800 */
14154 #define USB_OTG_DCFG_PFIVL_1 (0x2U << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001000 */
14155
14156 #define USB_OTG_DCFG_PERSCHIVL_Pos (24U)
14157 #define USB_OTG_DCFG_PERSCHIVL_Msk (0x3U << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x03000000 */
14158 #define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk /*!< Periodic scheduling interval */
14159 #define USB_OTG_DCFG_PERSCHIVL_0 (0x1U << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x01000000 */
14160 #define USB_OTG_DCFG_PERSCHIVL_1 (0x2U << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x02000000 */
14161
14162 /******************** Bit definition for USB_OTG_PCGCR register ********************/
14163 #define USB_OTG_PCGCR_STPPCLK_Pos (0U)
14164 #define USB_OTG_PCGCR_STPPCLK_Msk (0x1U << USB_OTG_PCGCR_STPPCLK_Pos) /*!< 0x00000001 */
14165 #define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk /*!< Stop PHY clock */
14166 #define USB_OTG_PCGCR_GATEHCLK_Pos (1U)
14167 #define USB_OTG_PCGCR_GATEHCLK_Msk (0x1U << USB_OTG_PCGCR_GATEHCLK_Pos) /*!< 0x00000002 */
14168 #define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk /*!< Gate HCLK */
14169 #define USB_OTG_PCGCR_PHYSUSP_Pos (4U)
14170 #define USB_OTG_PCGCR_PHYSUSP_Msk (0x1U << USB_OTG_PCGCR_PHYSUSP_Pos) /*!< 0x00000010 */
14171 #define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk /*!< PHY suspended */
14172
14173 /******************** Bit definition for USB_OTG_GOTGINT register ********************/
14174 #define USB_OTG_GOTGINT_SEDET_Pos (2U)
14175 #define USB_OTG_GOTGINT_SEDET_Msk (0x1U << USB_OTG_GOTGINT_SEDET_Pos) /*!< 0x00000004 */
14176 #define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk /*!< Session end detected */
14177 #define USB_OTG_GOTGINT_SRSSCHG_Pos (8U)
14178 #define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1U << USB_OTG_GOTGINT_SRSSCHG_Pos) /*!< 0x00000100 */
14179 #define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk /*!< Session request success status change */
14180 #define USB_OTG_GOTGINT_HNSSCHG_Pos (9U)
14181 #define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1U << USB_OTG_GOTGINT_HNSSCHG_Pos) /*!< 0x00000200 */
14182 #define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk /*!< Host negotiation success status change */
14183 #define USB_OTG_GOTGINT_HNGDET_Pos (17U)
14184 #define USB_OTG_GOTGINT_HNGDET_Msk (0x1U << USB_OTG_GOTGINT_HNGDET_Pos) /*!< 0x00020000 */
14185 #define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk /*!< Host negotiation detected */
14186 #define USB_OTG_GOTGINT_ADTOCHG_Pos (18U)
14187 #define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1U << USB_OTG_GOTGINT_ADTOCHG_Pos) /*!< 0x00040000 */
14188 #define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk /*!< A-device timeout change */
14189 #define USB_OTG_GOTGINT_DBCDNE_Pos (19U)
14190 #define USB_OTG_GOTGINT_DBCDNE_Msk (0x1U << USB_OTG_GOTGINT_DBCDNE_Pos) /*!< 0x00080000 */
14191 #define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk /*!< Debounce done */
14192 #define USB_OTG_GOTGINT_IDCHNG_Pos (20U)
14193 #define USB_OTG_GOTGINT_IDCHNG_Msk (0x1U << USB_OTG_GOTGINT_IDCHNG_Pos) /*!< 0x00100000 */
14194 #define USB_OTG_GOTGINT_IDCHNG USB_OTG_GOTGINT_IDCHNG_Msk /*!< Change in ID pin input value */
14195
14196 /******************** Bit definition for USB_OTG_DCTL register ********************/
14197 #define USB_OTG_DCTL_RWUSIG_Pos (0U)
14198 #define USB_OTG_DCTL_RWUSIG_Msk (0x1U << USB_OTG_DCTL_RWUSIG_Pos) /*!< 0x00000001 */
14199 #define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk /*!< Remote wakeup signaling */
14200 #define USB_OTG_DCTL_SDIS_Pos (1U)
14201 #define USB_OTG_DCTL_SDIS_Msk (0x1U << USB_OTG_DCTL_SDIS_Pos) /*!< 0x00000002 */
14202 #define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk /*!< Soft disconnect */
14203 #define USB_OTG_DCTL_GINSTS_Pos (2U)
14204 #define USB_OTG_DCTL_GINSTS_Msk (0x1U << USB_OTG_DCTL_GINSTS_Pos) /*!< 0x00000004 */
14205 #define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk /*!< Global IN NAK status */
14206 #define USB_OTG_DCTL_GONSTS_Pos (3U)
14207 #define USB_OTG_DCTL_GONSTS_Msk (0x1U << USB_OTG_DCTL_GONSTS_Pos) /*!< 0x00000008 */
14208 #define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk /*!< Global OUT NAK status */
14209
14210 #define USB_OTG_DCTL_TCTL_Pos (4U)
14211 #define USB_OTG_DCTL_TCTL_Msk (0x7U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000070 */
14212 #define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk /*!< Test control */
14213 #define USB_OTG_DCTL_TCTL_0 (0x1U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000010 */
14214 #define USB_OTG_DCTL_TCTL_1 (0x2U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000020 */
14215 #define USB_OTG_DCTL_TCTL_2 (0x4U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000040 */
14216 #define USB_OTG_DCTL_SGINAK_Pos (7U)
14217 #define USB_OTG_DCTL_SGINAK_Msk (0x1U << USB_OTG_DCTL_SGINAK_Pos) /*!< 0x00000080 */
14218 #define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk /*!< Set global IN NAK */
14219 #define USB_OTG_DCTL_CGINAK_Pos (8U)
14220 #define USB_OTG_DCTL_CGINAK_Msk (0x1U << USB_OTG_DCTL_CGINAK_Pos) /*!< 0x00000100 */
14221 #define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk /*!< Clear global IN NAK */
14222 #define USB_OTG_DCTL_SGONAK_Pos (9U)
14223 #define USB_OTG_DCTL_SGONAK_Msk (0x1U << USB_OTG_DCTL_SGONAK_Pos) /*!< 0x00000200 */
14224 #define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk /*!< Set global OUT NAK */
14225 #define USB_OTG_DCTL_CGONAK_Pos (10U)
14226 #define USB_OTG_DCTL_CGONAK_Msk (0x1U << USB_OTG_DCTL_CGONAK_Pos) /*!< 0x00000400 */
14227 #define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk /*!< Clear global OUT NAK */
14228 #define USB_OTG_DCTL_POPRGDNE_Pos (11U)
14229 #define USB_OTG_DCTL_POPRGDNE_Msk (0x1U << USB_OTG_DCTL_POPRGDNE_Pos) /*!< 0x00000800 */
14230 #define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk /*!< Power-on programming done */
14231
14232 /******************** Bit definition for USB_OTG_HFIR register ********************/
14233 #define USB_OTG_HFIR_FRIVL_Pos (0U)
14234 #define USB_OTG_HFIR_FRIVL_Msk (0xFFFFU << USB_OTG_HFIR_FRIVL_Pos) /*!< 0x0000FFFF */
14235 #define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk /*!< Frame interval */
14236
14237 /******************** Bit definition for USB_OTG_HFNUM register ********************/
14238 #define USB_OTG_HFNUM_FRNUM_Pos (0U)
14239 #define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFU << USB_OTG_HFNUM_FRNUM_Pos) /*!< 0x0000FFFF */
14240 #define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk /*!< Frame number */
14241 #define USB_OTG_HFNUM_FTREM_Pos (16U)
14242 #define USB_OTG_HFNUM_FTREM_Msk (0xFFFFU << USB_OTG_HFNUM_FTREM_Pos) /*!< 0xFFFF0000 */
14243 #define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk /*!< Frame time remaining */
14244
14245 /******************** Bit definition for USB_OTG_DSTS register ********************/
14246 #define USB_OTG_DSTS_SUSPSTS_Pos (0U)
14247 #define USB_OTG_DSTS_SUSPSTS_Msk (0x1U << USB_OTG_DSTS_SUSPSTS_Pos) /*!< 0x00000001 */
14248 #define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk /*!< Suspend status */
14249
14250 #define USB_OTG_DSTS_ENUMSPD_Pos (1U)
14251 #define USB_OTG_DSTS_ENUMSPD_Msk (0x3U << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000006 */
14252 #define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk /*!< Enumerated speed */
14253 #define USB_OTG_DSTS_ENUMSPD_0 (0x1U << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000002 */
14254 #define USB_OTG_DSTS_ENUMSPD_1 (0x2U << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000004 */
14255 #define USB_OTG_DSTS_EERR_Pos (3U)
14256 #define USB_OTG_DSTS_EERR_Msk (0x1U << USB_OTG_DSTS_EERR_Pos) /*!< 0x00000008 */
14257 #define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk /*!< Erratic error */
14258 #define USB_OTG_DSTS_FNSOF_Pos (8U)
14259 #define USB_OTG_DSTS_FNSOF_Msk (0x3FFFU << USB_OTG_DSTS_FNSOF_Pos) /*!< 0x003FFF00 */
14260 #define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk /*!< Frame number of the received SOF */
14261
14262 /******************** Bit definition for USB_OTG_GAHBCFG register ********************/
14263 #define USB_OTG_GAHBCFG_GINT_Pos (0U)
14264 #define USB_OTG_GAHBCFG_GINT_Msk (0x1U << USB_OTG_GAHBCFG_GINT_Pos) /*!< 0x00000001 */
14265 #define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk /*!< Global interrupt mask */
14266 #define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U)
14267 #define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFU << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< 0x0000001E */
14268 #define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk /*!< Burst length/type */
14269 #define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< Single */
14270 #define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR */
14271 #define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR4 */
14272 #define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR8 */
14273 #define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR16 */
14274 #define USB_OTG_GAHBCFG_DMAEN_Pos (5U)
14275 #define USB_OTG_GAHBCFG_DMAEN_Msk (0x1U << USB_OTG_GAHBCFG_DMAEN_Pos) /*!< 0x00000020 */
14276 #define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk /*!< DMA enable */
14277 #define USB_OTG_GAHBCFG_TXFELVL_Pos (7U)
14278 #define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1U << USB_OTG_GAHBCFG_TXFELVL_Pos) /*!< 0x00000080 */
14279 #define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk /*!< TxFIFO empty level */
14280 #define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U)
14281 #define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1U << USB_OTG_GAHBCFG_PTXFELVL_Pos) /*!< 0x00000100 */
14282 #define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk /*!< Periodic TxFIFO empty level */
14283
14284 /******************** Bit definition for USB_OTG_GUSBCFG register ********************/
14285
14286 #define USB_OTG_GUSBCFG_TOCAL_Pos (0U)
14287 #define USB_OTG_GUSBCFG_TOCAL_Msk (0x7U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000007 */
14288 #define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk /*!< FS timeout calibration */
14289 #define USB_OTG_GUSBCFG_TOCAL_0 (0x1U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000001 */
14290 #define USB_OTG_GUSBCFG_TOCAL_1 (0x2U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000002 */
14291 #define USB_OTG_GUSBCFG_TOCAL_2 (0x4U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000004 */
14292 #define USB_OTG_GUSBCFG_PHYSEL_Pos (6U)
14293 #define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1U << USB_OTG_GUSBCFG_PHYSEL_Pos) /*!< 0x00000040 */
14294 #define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */
14295 #define USB_OTG_GUSBCFG_SRPCAP_Pos (8U)
14296 #define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1U << USB_OTG_GUSBCFG_SRPCAP_Pos) /*!< 0x00000100 */
14297 #define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk /*!< SRP-capable */
14298 #define USB_OTG_GUSBCFG_HNPCAP_Pos (9U)
14299 #define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1U << USB_OTG_GUSBCFG_HNPCAP_Pos) /*!< 0x00000200 */
14300 #define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk /*!< HNP-capable */
14301 #define USB_OTG_GUSBCFG_TRDT_Pos (10U)
14302 #define USB_OTG_GUSBCFG_TRDT_Msk (0xFU << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00003C00 */
14303 #define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk /*!< USB turnaround time */
14304 #define USB_OTG_GUSBCFG_TRDT_0 (0x1U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000400 */
14305 #define USB_OTG_GUSBCFG_TRDT_1 (0x2U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000800 */
14306 #define USB_OTG_GUSBCFG_TRDT_2 (0x4U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00001000 */
14307 #define USB_OTG_GUSBCFG_TRDT_3 (0x8U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00002000 */
14308 #define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U)
14309 #define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1U << USB_OTG_GUSBCFG_PHYLPCS_Pos) /*!< 0x00008000 */
14310 #define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk /*!< PHY Low-power clock select */
14311 #define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U)
14312 #define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1U << USB_OTG_GUSBCFG_ULPIFSLS_Pos) /*!< 0x00020000 */
14313 #define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk /*!< ULPI FS/LS select */
14314 #define USB_OTG_GUSBCFG_ULPIAR_Pos (18U)
14315 #define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1U << USB_OTG_GUSBCFG_ULPIAR_Pos) /*!< 0x00040000 */
14316 #define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk /*!< ULPI Auto-resume */
14317 #define USB_OTG_GUSBCFG_ULPICSM_Pos (19U)
14318 #define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1U << USB_OTG_GUSBCFG_ULPICSM_Pos) /*!< 0x00080000 */
14319 #define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk /*!< ULPI Clock SuspendM */
14320 #define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U)
14321 #define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) /*!< 0x00100000 */
14322 #define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk /*!< ULPI External VBUS Drive */
14323 #define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U)
14324 #define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) /*!< 0x00200000 */
14325 #define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk /*!< ULPI external VBUS indicator */
14326 #define USB_OTG_GUSBCFG_TSDPS_Pos (22U)
14327 #define USB_OTG_GUSBCFG_TSDPS_Msk (0x1U << USB_OTG_GUSBCFG_TSDPS_Pos) /*!< 0x00400000 */
14328 #define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk /*!< TermSel DLine pulsing selection */
14329 #define USB_OTG_GUSBCFG_PCCI_Pos (23U)
14330 #define USB_OTG_GUSBCFG_PCCI_Msk (0x1U << USB_OTG_GUSBCFG_PCCI_Pos) /*!< 0x00800000 */
14331 #define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk /*!< Indicator complement */
14332 #define USB_OTG_GUSBCFG_PTCI_Pos (24U)
14333 #define USB_OTG_GUSBCFG_PTCI_Msk (0x1U << USB_OTG_GUSBCFG_PTCI_Pos) /*!< 0x01000000 */
14334 #define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk /*!< Indicator pass through */
14335 #define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U)
14336 #define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1U << USB_OTG_GUSBCFG_ULPIIPD_Pos) /*!< 0x02000000 */
14337 #define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk /*!< ULPI interface protect disable */
14338 #define USB_OTG_GUSBCFG_FHMOD_Pos (29U)
14339 #define USB_OTG_GUSBCFG_FHMOD_Msk (0x1U << USB_OTG_GUSBCFG_FHMOD_Pos) /*!< 0x20000000 */
14340 #define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk /*!< Forced host mode */
14341 #define USB_OTG_GUSBCFG_FDMOD_Pos (30U)
14342 #define USB_OTG_GUSBCFG_FDMOD_Msk (0x1U << USB_OTG_GUSBCFG_FDMOD_Pos) /*!< 0x40000000 */
14343 #define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk /*!< Forced peripheral mode */
14344 #define USB_OTG_GUSBCFG_CTXPKT_Pos (31U)
14345 #define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1U << USB_OTG_GUSBCFG_CTXPKT_Pos) /*!< 0x80000000 */
14346 #define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk /*!< Corrupt Tx packet */
14347
14348 /******************** Bit definition for USB_OTG_GRSTCTL register ********************/
14349 #define USB_OTG_GRSTCTL_CSRST_Pos (0U)
14350 #define USB_OTG_GRSTCTL_CSRST_Msk (0x1U << USB_OTG_GRSTCTL_CSRST_Pos) /*!< 0x00000001 */
14351 #define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk /*!< Core soft reset */
14352 #define USB_OTG_GRSTCTL_HSRST_Pos (1U)
14353 #define USB_OTG_GRSTCTL_HSRST_Msk (0x1U << USB_OTG_GRSTCTL_HSRST_Pos) /*!< 0x00000002 */
14354 #define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk /*!< HCLK soft reset */
14355 #define USB_OTG_GRSTCTL_FCRST_Pos (2U)
14356 #define USB_OTG_GRSTCTL_FCRST_Msk (0x1U << USB_OTG_GRSTCTL_FCRST_Pos) /*!< 0x00000004 */
14357 #define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk /*!< Host frame counter reset */
14358 #define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U)
14359 #define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1U << USB_OTG_GRSTCTL_RXFFLSH_Pos) /*!< 0x00000010 */
14360 #define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk /*!< RxFIFO flush */
14361 #define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U)
14362 #define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1U << USB_OTG_GRSTCTL_TXFFLSH_Pos) /*!< 0x00000020 */
14363 #define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk /*!< TxFIFO flush */
14364
14365
14366 #define USB_OTG_GRSTCTL_TXFNUM_Pos (6U)
14367 #define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FU << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x000007C0 */
14368 #define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk /*!< TxFIFO number */
14369 #define USB_OTG_GRSTCTL_TXFNUM_0 (0x01U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000040 */
14370 #define USB_OTG_GRSTCTL_TXFNUM_1 (0x02U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000080 */
14371 #define USB_OTG_GRSTCTL_TXFNUM_2 (0x04U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000100 */
14372 #define USB_OTG_GRSTCTL_TXFNUM_3 (0x08U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000200 */
14373 #define USB_OTG_GRSTCTL_TXFNUM_4 (0x10U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000400 */
14374 #define USB_OTG_GRSTCTL_DMAREQ_Pos (30U)
14375 #define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1U << USB_OTG_GRSTCTL_DMAREQ_Pos) /*!< 0x40000000 */
14376 #define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk /*!< DMA request signal */
14377 #define USB_OTG_GRSTCTL_AHBIDL_Pos (31U)
14378 #define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1U << USB_OTG_GRSTCTL_AHBIDL_Pos) /*!< 0x80000000 */
14379 #define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk /*!< AHB master idle */
14380
14381 /******************** Bit definition for USB_OTG_DIEPMSK register ********************/
14382 #define USB_OTG_DIEPMSK_XFRCM_Pos (0U)
14383 #define USB_OTG_DIEPMSK_XFRCM_Msk (0x1U << USB_OTG_DIEPMSK_XFRCM_Pos) /*!< 0x00000001 */
14384 #define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */
14385 #define USB_OTG_DIEPMSK_EPDM_Pos (1U)
14386 #define USB_OTG_DIEPMSK_EPDM_Msk (0x1U << USB_OTG_DIEPMSK_EPDM_Pos) /*!< 0x00000002 */
14387 #define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */
14388 #define USB_OTG_DIEPMSK_TOM_Pos (3U)
14389 #define USB_OTG_DIEPMSK_TOM_Msk (0x1U << USB_OTG_DIEPMSK_TOM_Pos) /*!< 0x00000008 */
14390 #define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */
14391 #define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U)
14392 #define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1U << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) /*!< 0x00000010 */
14393 #define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
14394 #define USB_OTG_DIEPMSK_INEPNMM_Pos (5U)
14395 #define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1U << USB_OTG_DIEPMSK_INEPNMM_Pos) /*!< 0x00000020 */
14396 #define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
14397 #define USB_OTG_DIEPMSK_INEPNEM_Pos (6U)
14398 #define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1U << USB_OTG_DIEPMSK_INEPNEM_Pos) /*!< 0x00000040 */
14399 #define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
14400 #define USB_OTG_DIEPMSK_TXFURM_Pos (8U)
14401 #define USB_OTG_DIEPMSK_TXFURM_Msk (0x1U << USB_OTG_DIEPMSK_TXFURM_Pos) /*!< 0x00000100 */
14402 #define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk /*!< FIFO underrun mask */
14403 #define USB_OTG_DIEPMSK_BIM_Pos (9U)
14404 #define USB_OTG_DIEPMSK_BIM_Msk (0x1U << USB_OTG_DIEPMSK_BIM_Pos) /*!< 0x00000200 */
14405 #define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk /*!< BNA interrupt mask */
14406
14407 /******************** Bit definition for USB_OTG_HPTXSTS register ********************/
14408 #define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U)
14409 #define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFU << USB_OTG_HPTXSTS_PTXFSAVL_Pos) /*!< 0x0000FFFF */
14410 #define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk /*!< Periodic transmit data FIFO space available */
14411 #define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U)
14412 #define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFU << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00FF0000 */
14413 #define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk /*!< Periodic transmit request queue space available */
14414 #define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00010000 */
14415 #define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00020000 */
14416 #define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00040000 */
14417 #define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00080000 */
14418 #define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00100000 */
14419 #define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00200000 */
14420 #define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00400000 */
14421 #define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00800000 */
14422
14423 #define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U)
14424 #define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFU << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0xFF000000 */
14425 #define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk /*!< Top of the periodic transmit request queue */
14426 #define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x01000000 */
14427 #define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x02000000 */
14428 #define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x04000000 */
14429 #define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x08000000 */
14430 #define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x10000000 */
14431 #define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x20000000 */
14432 #define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x40000000 */
14433 #define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x80000000 */
14434
14435 /******************** Bit definition for USB_OTG_HAINT register ********************/
14436 #define USB_OTG_HAINT_HAINT_Pos (0U)
14437 #define USB_OTG_HAINT_HAINT_Msk (0xFFFFU << USB_OTG_HAINT_HAINT_Pos) /*!< 0x0000FFFF */
14438 #define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk /*!< Channel interrupts */
14439
14440 /******************** Bit definition for USB_OTG_DOEPMSK register ********************/
14441 #define USB_OTG_DOEPMSK_XFRCM_Pos (0U)
14442 #define USB_OTG_DOEPMSK_XFRCM_Msk (0x1U << USB_OTG_DOEPMSK_XFRCM_Pos) /*!< 0x00000001 */
14443 #define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */
14444 #define USB_OTG_DOEPMSK_EPDM_Pos (1U)
14445 #define USB_OTG_DOEPMSK_EPDM_Msk (0x1U << USB_OTG_DOEPMSK_EPDM_Pos) /*!< 0x00000002 */
14446 #define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */
14447 #define USB_OTG_DOEPMSK_STUPM_Pos (3U)
14448 #define USB_OTG_DOEPMSK_STUPM_Msk (0x1U << USB_OTG_DOEPMSK_STUPM_Pos) /*!< 0x00000008 */
14449 #define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk /*!< SETUP phase done mask */
14450 #define USB_OTG_DOEPMSK_OTEPDM_Pos (4U)
14451 #define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1U << USB_OTG_DOEPMSK_OTEPDM_Pos) /*!< 0x00000010 */
14452 #define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk /*!< OUT token received when endpoint disabled mask */
14453 #define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U)
14454 #define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1U << USB_OTG_DOEPMSK_OTEPSPRM_Pos) /*!< 0x00000020 */
14455 #define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk /*!< Status Phase Received mask */
14456 #define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U)
14457 #define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1U << USB_OTG_DOEPMSK_B2BSTUP_Pos) /*!< 0x00000040 */
14458 #define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk /*!< Back-to-back SETUP packets received mask */
14459 #define USB_OTG_DOEPMSK_OPEM_Pos (8U)
14460 #define USB_OTG_DOEPMSK_OPEM_Msk (0x1U << USB_OTG_DOEPMSK_OPEM_Pos) /*!< 0x00000100 */
14461 #define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk /*!< OUT packet error mask */
14462 #define USB_OTG_DOEPMSK_BOIM_Pos (9U)
14463 #define USB_OTG_DOEPMSK_BOIM_Msk (0x1U << USB_OTG_DOEPMSK_BOIM_Pos) /*!< 0x00000200 */
14464 #define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk /*!< BNA interrupt mask */
14465
14466 /******************** Bit definition for USB_OTG_GINTSTS register ********************/
14467 #define USB_OTG_GINTSTS_CMOD_Pos (0U)
14468 #define USB_OTG_GINTSTS_CMOD_Msk (0x1U << USB_OTG_GINTSTS_CMOD_Pos) /*!< 0x00000001 */
14469 #define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk /*!< Current mode of operation */
14470 #define USB_OTG_GINTSTS_MMIS_Pos (1U)
14471 #define USB_OTG_GINTSTS_MMIS_Msk (0x1U << USB_OTG_GINTSTS_MMIS_Pos) /*!< 0x00000002 */
14472 #define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk /*!< Mode mismatch interrupt */
14473 #define USB_OTG_GINTSTS_OTGINT_Pos (2U)
14474 #define USB_OTG_GINTSTS_OTGINT_Msk (0x1U << USB_OTG_GINTSTS_OTGINT_Pos) /*!< 0x00000004 */
14475 #define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk /*!< OTG interrupt */
14476 #define USB_OTG_GINTSTS_SOF_Pos (3U)
14477 #define USB_OTG_GINTSTS_SOF_Msk (0x1U << USB_OTG_GINTSTS_SOF_Pos) /*!< 0x00000008 */
14478 #define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk /*!< Start of frame */
14479 #define USB_OTG_GINTSTS_RXFLVL_Pos (4U)
14480 #define USB_OTG_GINTSTS_RXFLVL_Msk (0x1U << USB_OTG_GINTSTS_RXFLVL_Pos) /*!< 0x00000010 */
14481 #define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk /*!< RxFIFO nonempty */
14482 #define USB_OTG_GINTSTS_NPTXFE_Pos (5U)
14483 #define USB_OTG_GINTSTS_NPTXFE_Msk (0x1U << USB_OTG_GINTSTS_NPTXFE_Pos) /*!< 0x00000020 */
14484 #define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk /*!< Nonperiodic TxFIFO empty */
14485 #define USB_OTG_GINTSTS_GINAKEFF_Pos (6U)
14486 #define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1U << USB_OTG_GINTSTS_GINAKEFF_Pos) /*!< 0x00000040 */
14487 #define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk /*!< Global IN nonperiodic NAK effective */
14488 #define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U)
14489 #define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1U << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) /*!< 0x00000080 */
14490 #define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk /*!< Global OUT NAK effective */
14491 #define USB_OTG_GINTSTS_ESUSP_Pos (10U)
14492 #define USB_OTG_GINTSTS_ESUSP_Msk (0x1U << USB_OTG_GINTSTS_ESUSP_Pos) /*!< 0x00000400 */
14493 #define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk /*!< Early suspend */
14494 #define USB_OTG_GINTSTS_USBSUSP_Pos (11U)
14495 #define USB_OTG_GINTSTS_USBSUSP_Msk (0x1U << USB_OTG_GINTSTS_USBSUSP_Pos) /*!< 0x00000800 */
14496 #define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk /*!< USB suspend */
14497 #define USB_OTG_GINTSTS_USBRST_Pos (12U)
14498 #define USB_OTG_GINTSTS_USBRST_Msk (0x1U << USB_OTG_GINTSTS_USBRST_Pos) /*!< 0x00001000 */
14499 #define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk /*!< USB reset */
14500 #define USB_OTG_GINTSTS_ENUMDNE_Pos (13U)
14501 #define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1U << USB_OTG_GINTSTS_ENUMDNE_Pos) /*!< 0x00002000 */
14502 #define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk /*!< Enumeration done */
14503 #define USB_OTG_GINTSTS_ISOODRP_Pos (14U)
14504 #define USB_OTG_GINTSTS_ISOODRP_Msk (0x1U << USB_OTG_GINTSTS_ISOODRP_Pos) /*!< 0x00004000 */
14505 #define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk /*!< Isochronous OUT packet dropped interrupt */
14506 #define USB_OTG_GINTSTS_EOPF_Pos (15U)
14507 #define USB_OTG_GINTSTS_EOPF_Msk (0x1U << USB_OTG_GINTSTS_EOPF_Pos) /*!< 0x00008000 */
14508 #define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk /*!< End of periodic frame interrupt */
14509 #define USB_OTG_GINTSTS_IEPINT_Pos (18U)
14510 #define USB_OTG_GINTSTS_IEPINT_Msk (0x1U << USB_OTG_GINTSTS_IEPINT_Pos) /*!< 0x00040000 */
14511 #define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk /*!< IN endpoint interrupt */
14512 #define USB_OTG_GINTSTS_OEPINT_Pos (19U)
14513 #define USB_OTG_GINTSTS_OEPINT_Msk (0x1U << USB_OTG_GINTSTS_OEPINT_Pos) /*!< 0x00080000 */
14514 #define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk /*!< OUT endpoint interrupt */
14515 #define USB_OTG_GINTSTS_IISOIXFR_Pos (20U)
14516 #define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1U << USB_OTG_GINTSTS_IISOIXFR_Pos) /*!< 0x00100000 */
14517 #define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk /*!< Incomplete isochronous IN transfer */
14518 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U)
14519 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1U << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) /*!< 0x00200000 */
14520 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk /*!< Incomplete periodic transfer */
14521 #define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U)
14522 #define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1U << USB_OTG_GINTSTS_DATAFSUSP_Pos) /*!< 0x00400000 */
14523 #define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk /*!< Data fetch suspended */
14524 #define USB_OTG_GINTSTS_RSTDET_Pos (23U)
14525 #define USB_OTG_GINTSTS_RSTDET_Msk (0x1U << USB_OTG_GINTSTS_RSTDET_Pos) /*!< 0x00800000 */
14526 #define USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk /*!< Reset detected interrupt */
14527 #define USB_OTG_GINTSTS_HPRTINT_Pos (24U)
14528 #define USB_OTG_GINTSTS_HPRTINT_Msk (0x1U << USB_OTG_GINTSTS_HPRTINT_Pos) /*!< 0x01000000 */
14529 #define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk /*!< Host port interrupt */
14530 #define USB_OTG_GINTSTS_HCINT_Pos (25U)
14531 #define USB_OTG_GINTSTS_HCINT_Msk (0x1U << USB_OTG_GINTSTS_HCINT_Pos) /*!< 0x02000000 */
14532 #define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk /*!< Host channels interrupt */
14533 #define USB_OTG_GINTSTS_PTXFE_Pos (26U)
14534 #define USB_OTG_GINTSTS_PTXFE_Msk (0x1U << USB_OTG_GINTSTS_PTXFE_Pos) /*!< 0x04000000 */
14535 #define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk /*!< Periodic TxFIFO empty */
14536 #define USB_OTG_GINTSTS_LPMINT_Pos (27U)
14537 #define USB_OTG_GINTSTS_LPMINT_Msk (0x1U << USB_OTG_GINTSTS_LPMINT_Pos) /*!< 0x08000000 */
14538 #define USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk /*!< LPM interrupt */
14539 #define USB_OTG_GINTSTS_CIDSCHG_Pos (28U)
14540 #define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1U << USB_OTG_GINTSTS_CIDSCHG_Pos) /*!< 0x10000000 */
14541 #define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk /*!< Connector ID status change */
14542 #define USB_OTG_GINTSTS_DISCINT_Pos (29U)
14543 #define USB_OTG_GINTSTS_DISCINT_Msk (0x1U << USB_OTG_GINTSTS_DISCINT_Pos) /*!< 0x20000000 */
14544 #define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk /*!< Disconnect detected interrupt */
14545 #define USB_OTG_GINTSTS_SRQINT_Pos (30U)
14546 #define USB_OTG_GINTSTS_SRQINT_Msk (0x1U << USB_OTG_GINTSTS_SRQINT_Pos) /*!< 0x40000000 */
14547 #define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk /*!< Session request/new session detected interrupt */
14548 #define USB_OTG_GINTSTS_WKUINT_Pos (31U)
14549 #define USB_OTG_GINTSTS_WKUINT_Msk (0x1U << USB_OTG_GINTSTS_WKUINT_Pos) /*!< 0x80000000 */
14550 #define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk /*!< Resume/remote wakeup detected interrupt */
14551
14552 /******************** Bit definition for USB_OTG_GINTMSK register ********************/
14553 #define USB_OTG_GINTMSK_MMISM_Pos (1U)
14554 #define USB_OTG_GINTMSK_MMISM_Msk (0x1U << USB_OTG_GINTMSK_MMISM_Pos) /*!< 0x00000002 */
14555 #define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk /*!< Mode mismatch interrupt mask */
14556 #define USB_OTG_GINTMSK_OTGINT_Pos (2U)
14557 #define USB_OTG_GINTMSK_OTGINT_Msk (0x1U << USB_OTG_GINTMSK_OTGINT_Pos) /*!< 0x00000004 */
14558 #define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk /*!< OTG interrupt mask */
14559 #define USB_OTG_GINTMSK_SOFM_Pos (3U)
14560 #define USB_OTG_GINTMSK_SOFM_Msk (0x1U << USB_OTG_GINTMSK_SOFM_Pos) /*!< 0x00000008 */
14561 #define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk /*!< Start of frame mask */
14562 #define USB_OTG_GINTMSK_RXFLVLM_Pos (4U)
14563 #define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1U << USB_OTG_GINTMSK_RXFLVLM_Pos) /*!< 0x00000010 */
14564 #define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk /*!< Receive FIFO nonempty mask */
14565 #define USB_OTG_GINTMSK_NPTXFEM_Pos (5U)
14566 #define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1U << USB_OTG_GINTMSK_NPTXFEM_Pos) /*!< 0x00000020 */
14567 #define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk /*!< Nonperiodic TxFIFO empty mask */
14568 #define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U)
14569 #define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1U << USB_OTG_GINTMSK_GINAKEFFM_Pos) /*!< 0x00000040 */
14570 #define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk /*!< Global nonperiodic IN NAK effective mask */
14571 #define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U)
14572 #define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1U << USB_OTG_GINTMSK_GONAKEFFM_Pos) /*!< 0x00000080 */
14573 #define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk /*!< Global OUT NAK effective mask */
14574 #define USB_OTG_GINTMSK_ESUSPM_Pos (10U)
14575 #define USB_OTG_GINTMSK_ESUSPM_Msk (0x1U << USB_OTG_GINTMSK_ESUSPM_Pos) /*!< 0x00000400 */
14576 #define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk /*!< Early suspend mask */
14577 #define USB_OTG_GINTMSK_USBSUSPM_Pos (11U)
14578 #define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1U << USB_OTG_GINTMSK_USBSUSPM_Pos) /*!< 0x00000800 */
14579 #define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk /*!< USB suspend mask */
14580 #define USB_OTG_GINTMSK_USBRST_Pos (12U)
14581 #define USB_OTG_GINTMSK_USBRST_Msk (0x1U << USB_OTG_GINTMSK_USBRST_Pos) /*!< 0x00001000 */
14582 #define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk /*!< USB reset mask */
14583 #define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U)
14584 #define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1U << USB_OTG_GINTMSK_ENUMDNEM_Pos) /*!< 0x00002000 */
14585 #define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk /*!< Enumeration done mask */
14586 #define USB_OTG_GINTMSK_ISOODRPM_Pos (14U)
14587 #define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1U << USB_OTG_GINTMSK_ISOODRPM_Pos) /*!< 0x00004000 */
14588 #define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk /*!< Isochronous OUT packet dropped interrupt mask */
14589 #define USB_OTG_GINTMSK_EOPFM_Pos (15U)
14590 #define USB_OTG_GINTMSK_EOPFM_Msk (0x1U << USB_OTG_GINTMSK_EOPFM_Pos) /*!< 0x00008000 */
14591 #define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk /*!< End of periodic frame interrupt mask */
14592 #define USB_OTG_GINTMSK_EPMISM_Pos (17U)
14593 #define USB_OTG_GINTMSK_EPMISM_Msk (0x1U << USB_OTG_GINTMSK_EPMISM_Pos) /*!< 0x00020000 */
14594 #define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk /*!< Endpoint mismatch interrupt mask */
14595 #define USB_OTG_GINTMSK_IEPINT_Pos (18U)
14596 #define USB_OTG_GINTMSK_IEPINT_Msk (0x1U << USB_OTG_GINTMSK_IEPINT_Pos) /*!< 0x00040000 */
14597 #define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk /*!< IN endpoints interrupt mask */
14598 #define USB_OTG_GINTMSK_OEPINT_Pos (19U)
14599 #define USB_OTG_GINTMSK_OEPINT_Msk (0x1U << USB_OTG_GINTMSK_OEPINT_Pos) /*!< 0x00080000 */
14600 #define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk /*!< OUT endpoints interrupt mask */
14601 #define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U)
14602 #define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1U << USB_OTG_GINTMSK_IISOIXFRM_Pos) /*!< 0x00100000 */
14603 #define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk /*!< Incomplete isochronous IN transfer mask */
14604 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)
14605 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1U << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) /*!< 0x00200000 */
14606 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk /*!< Incomplete periodic transfer mask */
14607 #define USB_OTG_GINTMSK_FSUSPM_Pos (22U)
14608 #define USB_OTG_GINTMSK_FSUSPM_Msk (0x1U << USB_OTG_GINTMSK_FSUSPM_Pos) /*!< 0x00400000 */
14609 #define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk /*!< Data fetch suspended mask */
14610 #define USB_OTG_GINTMSK_RSTDEM_Pos (23U)
14611 #define USB_OTG_GINTMSK_RSTDEM_Msk (0x1U << USB_OTG_GINTMSK_RSTDEM_Pos) /*!< 0x00800000 */
14612 #define USB_OTG_GINTMSK_RSTDEM USB_OTG_GINTMSK_RSTDEM_Msk /*!< Reset detected interrupt mask */
14613 #define USB_OTG_GINTMSK_PRTIM_Pos (24U)
14614 #define USB_OTG_GINTMSK_PRTIM_Msk (0x1U << USB_OTG_GINTMSK_PRTIM_Pos) /*!< 0x01000000 */
14615 #define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk /*!< Host port interrupt mask */
14616 #define USB_OTG_GINTMSK_HCIM_Pos (25U)
14617 #define USB_OTG_GINTMSK_HCIM_Msk (0x1U << USB_OTG_GINTMSK_HCIM_Pos) /*!< 0x02000000 */
14618 #define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk /*!< Host channels interrupt mask */
14619 #define USB_OTG_GINTMSK_PTXFEM_Pos (26U)
14620 #define USB_OTG_GINTMSK_PTXFEM_Msk (0x1U << USB_OTG_GINTMSK_PTXFEM_Pos) /*!< 0x04000000 */
14621 #define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk /*!< Periodic TxFIFO empty mask */
14622 #define USB_OTG_GINTMSK_LPMINTM_Pos (27U)
14623 #define USB_OTG_GINTMSK_LPMINTM_Msk (0x1U << USB_OTG_GINTMSK_LPMINTM_Pos) /*!< 0x08000000 */
14624 #define USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk /*!< LPM interrupt Mask */
14625 #define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U)
14626 #define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1U << USB_OTG_GINTMSK_CIDSCHGM_Pos) /*!< 0x10000000 */
14627 #define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk /*!< Connector ID status change mask */
14628 #define USB_OTG_GINTMSK_DISCINT_Pos (29U)
14629 #define USB_OTG_GINTMSK_DISCINT_Msk (0x1U << USB_OTG_GINTMSK_DISCINT_Pos) /*!< 0x20000000 */
14630 #define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk /*!< Disconnect detected interrupt mask */
14631 #define USB_OTG_GINTMSK_SRQIM_Pos (30U)
14632 #define USB_OTG_GINTMSK_SRQIM_Msk (0x1U << USB_OTG_GINTMSK_SRQIM_Pos) /*!< 0x40000000 */
14633 #define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk /*!< Session request/new session detected interrupt mask */
14634 #define USB_OTG_GINTMSK_WUIM_Pos (31U)
14635 #define USB_OTG_GINTMSK_WUIM_Msk (0x1U << USB_OTG_GINTMSK_WUIM_Pos) /*!< 0x80000000 */
14636 #define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk /*!< Resume/remote wakeup detected interrupt mask */
14637
14638 /******************** Bit definition for USB_OTG_DAINT register ********************/
14639 #define USB_OTG_DAINT_IEPINT_Pos (0U)
14640 #define USB_OTG_DAINT_IEPINT_Msk (0xFFFFU << USB_OTG_DAINT_IEPINT_Pos) /*!< 0x0000FFFF */
14641 #define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk /*!< IN endpoint interrupt bits */
14642 #define USB_OTG_DAINT_OEPINT_Pos (16U)
14643 #define USB_OTG_DAINT_OEPINT_Msk (0xFFFFU << USB_OTG_DAINT_OEPINT_Pos) /*!< 0xFFFF0000 */
14644 #define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk /*!< OUT endpoint interrupt bits */
14645
14646 /******************** Bit definition for USB_OTG_HAINTMSK register ********************/
14647 #define USB_OTG_HAINTMSK_HAINTM_Pos (0U)
14648 #define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFU << USB_OTG_HAINTMSK_HAINTM_Pos) /*!< 0x0000FFFF */
14649 #define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk /*!< Channel interrupt mask */
14650
14651 /******************** Bit definition for USB_OTG_GRXSTSP register ********************/
14652 #define USB_OTG_GRXSTSP_EPNUM_Pos (0U)
14653 #define USB_OTG_GRXSTSP_EPNUM_Msk (0xFU << USB_OTG_GRXSTSP_EPNUM_Pos) /*!< 0x0000000F */
14654 #define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk /*!< IN EP interrupt mask bits */
14655 #define USB_OTG_GRXSTSP_BCNT_Pos (4U)
14656 #define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFU << USB_OTG_GRXSTSP_BCNT_Pos) /*!< 0x00007FF0 */
14657 #define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk /*!< OUT EP interrupt mask bits */
14658 #define USB_OTG_GRXSTSP_DPID_Pos (15U)
14659 #define USB_OTG_GRXSTSP_DPID_Msk (0x3U << USB_OTG_GRXSTSP_DPID_Pos) /*!< 0x00018000 */
14660 #define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk /*!< OUT EP interrupt mask bits */
14661 #define USB_OTG_GRXSTSP_PKTSTS_Pos (17U)
14662 #define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFU << USB_OTG_GRXSTSP_PKTSTS_Pos) /*!< 0x001E0000 */
14663 #define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk /*!< OUT EP interrupt mask bits */
14664
14665 /******************** Bit definition for USB_OTG_DAINTMSK register ********************/
14666 #define USB_OTG_DAINTMSK_IEPM_Pos (0U)
14667 #define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFU << USB_OTG_DAINTMSK_IEPM_Pos) /*!< 0x0000FFFF */
14668 #define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk /*!< IN EP interrupt mask bits */
14669 #define USB_OTG_DAINTMSK_OEPM_Pos (16U)
14670 #define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFU << USB_OTG_DAINTMSK_OEPM_Pos) /*!< 0xFFFF0000 */
14671 #define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk /*!< OUT EP interrupt mask bits */
14672
14673 /******************** Bit definition for USB_OTG_GRXFSIZ register ********************/
14674 #define USB_OTG_GRXFSIZ_RXFD_Pos (0U)
14675 #define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFU << USB_OTG_GRXFSIZ_RXFD_Pos) /*!< 0x0000FFFF */
14676 #define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk /*!< RxFIFO depth */
14677
14678 /******************** Bit definition for USB_OTG_DVBUSDIS register ********************/
14679 #define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U)
14680 #define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFU << USB_OTG_DVBUSDIS_VBUSDT_Pos) /*!< 0x0000FFFF */
14681 #define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk /*!< Device VBUS discharge time */
14682
14683 /******************** Bit definition for OTG register ********************/
14684 #define USB_OTG_NPTXFSA_Pos (0U)
14685 #define USB_OTG_NPTXFSA_Msk (0xFFFFU << USB_OTG_NPTXFSA_Pos) /*!< 0x0000FFFF */
14686 #define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk /*!< Nonperiodic transmit RAM start address */
14687 #define USB_OTG_NPTXFD_Pos (16U)
14688 #define USB_OTG_NPTXFD_Msk (0xFFFFU << USB_OTG_NPTXFD_Pos) /*!< 0xFFFF0000 */
14689 #define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk /*!< Nonperiodic TxFIFO depth */
14690 #define USB_OTG_TX0FSA_Pos (0U)
14691 #define USB_OTG_TX0FSA_Msk (0xFFFFU << USB_OTG_TX0FSA_Pos) /*!< 0x0000FFFF */
14692 #define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk /*!< Endpoint 0 transmit RAM start address */
14693 #define USB_OTG_TX0FD_Pos (16U)
14694 #define USB_OTG_TX0FD_Msk (0xFFFFU << USB_OTG_TX0FD_Pos) /*!< 0xFFFF0000 */
14695 #define USB_OTG_TX0FD USB_OTG_TX0FD_Msk /*!< Endpoint 0 TxFIFO depth */
14696
14697 /******************** Bit definition forUSB_OTG_DVBUSPULSE register ********************/
14698 #define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U)
14699 #define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFU << USB_OTG_DVBUSPULSE_DVBUSP_Pos) /*!< 0x00000FFF */
14700 #define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk /*!< Device VBUS pulsing time */
14701
14702 /******************** Bit definition for USB_OTG_GNPTXSTS register ********************/
14703 #define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U)
14704 #define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFU << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) /*!< 0x0000FFFF */
14705 #define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk /*!< Nonperiodic TxFIFO space available */
14706
14707 #define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U)
14708 #define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFU << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00FF0000 */
14709 #define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk /*!< Nonperiodic transmit request queue space available */
14710 #define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00010000 */
14711 #define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00020000 */
14712 #define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00040000 */
14713 #define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00080000 */
14714 #define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00100000 */
14715 #define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00200000 */
14716 #define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00400000 */
14717 #define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00800000 */
14718
14719 #define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U)
14720 #define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FU << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x7F000000 */
14721 #define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk /*!< Top of the nonperiodic transmit request queue */
14722 #define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x01000000 */
14723 #define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x02000000 */
14724 #define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x04000000 */
14725 #define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x08000000 */
14726 #define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x10000000 */
14727 #define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x20000000 */
14728 #define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x40000000 */
14729
14730 /******************** Bit definition for USB_OTG_DTHRCTL register ********************/
14731 #define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U)
14732 #define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1U << USB_OTG_DTHRCTL_NONISOTHREN_Pos) /*!< 0x00000001 */
14733 #define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk /*!< Nonisochronous IN endpoints threshold enable */
14734 #define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U)
14735 #define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1U << USB_OTG_DTHRCTL_ISOTHREN_Pos) /*!< 0x00000002 */
14736 #define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk /*!< ISO IN endpoint threshold enable */
14737
14738 #define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U)
14739 #define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFU << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x000007FC */
14740 #define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk /*!< Transmit threshold length */
14741 #define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000004 */
14742 #define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000008 */
14743 #define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000010 */
14744 #define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000020 */
14745 #define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000040 */
14746 #define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000080 */
14747 #define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000100 */
14748 #define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000200 */
14749 #define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000400 */
14750 #define USB_OTG_DTHRCTL_RXTHREN_Pos (16U)
14751 #define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1U << USB_OTG_DTHRCTL_RXTHREN_Pos) /*!< 0x00010000 */
14752 #define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk /*!< Receive threshold enable */
14753
14754 #define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U)
14755 #define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFU << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x03FE0000 */
14756 #define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk /*!< Receive threshold length */
14757 #define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00020000 */
14758 #define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00040000 */
14759 #define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00080000 */
14760 #define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00100000 */
14761 #define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00200000 */
14762 #define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00400000 */
14763 #define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00800000 */
14764 #define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x01000000 */
14765 #define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x02000000 */
14766 #define USB_OTG_DTHRCTL_ARPEN_Pos (27U)
14767 #define USB_OTG_DTHRCTL_ARPEN_Msk (0x1U << USB_OTG_DTHRCTL_ARPEN_Pos) /*!< 0x08000000 */
14768 #define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk /*!< Arbiter parking enable */
14769
14770 /******************** Bit definition for USB_OTG_DIEPEMPMSK register ********************/
14771 #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U)
14772 #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFU << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) /*!< 0x0000FFFF */
14773 #define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk /*!< IN EP Tx FIFO empty interrupt mask bits */
14774
14775 /******************** Bit definition for USB_OTG_DEACHINT register ********************/
14776 #define USB_OTG_DEACHINT_IEP1INT_Pos (1U)
14777 #define USB_OTG_DEACHINT_IEP1INT_Msk (0x1U << USB_OTG_DEACHINT_IEP1INT_Pos) /*!< 0x00000002 */
14778 #define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk /*!< IN endpoint 1interrupt bit */
14779 #define USB_OTG_DEACHINT_OEP1INT_Pos (17U)
14780 #define USB_OTG_DEACHINT_OEP1INT_Msk (0x1U << USB_OTG_DEACHINT_OEP1INT_Pos) /*!< 0x00020000 */
14781 #define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk /*!< OUT endpoint 1 interrupt bit */
14782
14783 /******************** Bit definition for USB_OTG_GCCFG register ********************/
14784 #define USB_OTG_GCCFG_PWRDWN_Pos (16U)
14785 #define USB_OTG_GCCFG_PWRDWN_Msk (0x1U << USB_OTG_GCCFG_PWRDWN_Pos) /*!< 0x00010000 */
14786 #define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk /*!< Power down */
14787 #define USB_OTG_GCCFG_VBDEN_Pos (21U)
14788 #define USB_OTG_GCCFG_VBDEN_Msk (0x1U << USB_OTG_GCCFG_VBDEN_Pos) /*!< 0x00200000 */
14789 #define USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk /*!< USB VBUS Detection Enable */
14790
14791 /******************** Bit definition forUSB_OTG_DEACHINTMSK register ********************/
14792 #define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U)
14793 #define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1U << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) /*!< 0x00000002 */
14794 #define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk /*!< IN Endpoint 1 interrupt mask bit */
14795 #define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U)
14796 #define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1U << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) /*!< 0x00020000 */
14797 #define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk /*!< OUT Endpoint 1 interrupt mask bit */
14798
14799 /******************** Bit definition for USB_OTG_CID register ********************/
14800 #define USB_OTG_CID_PRODUCT_ID_Pos (0U)
14801 #define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFU << USB_OTG_CID_PRODUCT_ID_Pos) /*!< 0xFFFFFFFF */
14802 #define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk /*!< Product ID field */
14803
14804 /******************** Bit definition for USB_OTG_GLPMCFG register ********************/
14805 #define USB_OTG_GLPMCFG_LPMEN_Pos (0U)
14806 #define USB_OTG_GLPMCFG_LPMEN_Msk (0x1U << USB_OTG_GLPMCFG_LPMEN_Pos) /*!< 0x00000001 */
14807 #define USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk /*!< LPM support enable */
14808 #define USB_OTG_GLPMCFG_LPMACK_Pos (1U)
14809 #define USB_OTG_GLPMCFG_LPMACK_Msk (0x1U << USB_OTG_GLPMCFG_LPMACK_Pos) /*!< 0x00000002 */
14810 #define USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk /*!< LPM Token acknowledge enable */
14811 #define USB_OTG_GLPMCFG_BESL_Pos (2U)
14812 #define USB_OTG_GLPMCFG_BESL_Msk (0xFU << USB_OTG_GLPMCFG_BESL_Pos) /*!< 0x0000003C */
14813 #define USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk /*!< BESL value received with last ACKed LPM Token */
14814 #define USB_OTG_GLPMCFG_REMWAKE_Pos (6U)
14815 #define USB_OTG_GLPMCFG_REMWAKE_Msk (0x1U << USB_OTG_GLPMCFG_REMWAKE_Pos) /*!< 0x00000040 */
14816 #define USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk /*!< bRemoteWake value received with last ACKed LPM Token */
14817 #define USB_OTG_GLPMCFG_L1SSEN_Pos (7U)
14818 #define USB_OTG_GLPMCFG_L1SSEN_Msk (0x1U << USB_OTG_GLPMCFG_L1SSEN_Pos) /*!< 0x00000080 */
14819 #define USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk /*!< L1 shallow sleep enable */
14820 #define USB_OTG_GLPMCFG_BESLTHRS_Pos (8U)
14821 #define USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFU << USB_OTG_GLPMCFG_BESLTHRS_Pos) /*!< 0x00000F00 */
14822 #define USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk /*!< BESL threshold */
14823 #define USB_OTG_GLPMCFG_L1DSEN_Pos (12U)
14824 #define USB_OTG_GLPMCFG_L1DSEN_Msk (0x1U << USB_OTG_GLPMCFG_L1DSEN_Pos) /*!< 0x00001000 */
14825 #define USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk /*!< L1 deep sleep enable */
14826 #define USB_OTG_GLPMCFG_LPMRSP_Pos (13U)
14827 #define USB_OTG_GLPMCFG_LPMRSP_Msk (0x3U << USB_OTG_GLPMCFG_LPMRSP_Pos) /*!< 0x00006000 */
14828 #define USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk /*!< LPM response */
14829 #define USB_OTG_GLPMCFG_SLPSTS_Pos (15U)
14830 #define USB_OTG_GLPMCFG_SLPSTS_Msk (0x1U << USB_OTG_GLPMCFG_SLPSTS_Pos) /*!< 0x00008000 */
14831 #define USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk /*!< Port sleep status */
14832 #define USB_OTG_GLPMCFG_L1RSMOK_Pos (16U)
14833 #define USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1U << USB_OTG_GLPMCFG_L1RSMOK_Pos) /*!< 0x00010000 */
14834 #define USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk /*!< Sleep State Resume OK */
14835 #define USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U)
14836 #define USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFU << USB_OTG_GLPMCFG_LPMCHIDX_Pos) /*!< 0x001E0000 */
14837 #define USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk /*!< LPM Channel Index */
14838 #define USB_OTG_GLPMCFG_LPMRCNT_Pos (21U)
14839 #define USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7U << USB_OTG_GLPMCFG_LPMRCNT_Pos) /*!< 0x00E00000 */
14840 #define USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk /*!< LPM retry count */
14841 #define USB_OTG_GLPMCFG_SNDLPM_Pos (24U)
14842 #define USB_OTG_GLPMCFG_SNDLPM_Msk (0x1U << USB_OTG_GLPMCFG_SNDLPM_Pos) /*!< 0x01000000 */
14843 #define USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk /*!< Send LPM transaction */
14844 #define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U)
14845 #define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7U << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos) /*!< 0x0E000000 */
14846 #define USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk /*!< LPM retry count status */
14847 #define USB_OTG_GLPMCFG_ENBESL_Pos (28U)
14848 #define USB_OTG_GLPMCFG_ENBESL_Msk (0x1U << USB_OTG_GLPMCFG_ENBESL_Pos) /*!< 0x10000000 */
14849 #define USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk /*!< Enable best effort service latency */
14850
14851 /******************** Bit definition for USB_OTG_DIEPEACHMSK1 register ********************/
14852 #define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U)
14853 #define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
14854 #define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */
14855 #define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U)
14856 #define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
14857 #define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */
14858 #define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U)
14859 #define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
14860 #define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */
14861 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U)
14862 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1U << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
14863 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
14864 #define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U)
14865 #define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
14866 #define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
14867 #define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U)
14868 #define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
14869 #define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
14870 #define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U)
14871 #define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
14872 #define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk /*!< FIFO underrun mask */
14873 #define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U)
14874 #define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
14875 #define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */
14876 #define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U)
14877 #define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
14878 #define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */
14879
14880 /******************** Bit definition for USB_OTG_HPRT register ********************/
14881 #define USB_OTG_HPRT_PCSTS_Pos (0U)
14882 #define USB_OTG_HPRT_PCSTS_Msk (0x1U << USB_OTG_HPRT_PCSTS_Pos) /*!< 0x00000001 */
14883 #define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk /*!< Port connect status */
14884 #define USB_OTG_HPRT_PCDET_Pos (1U)
14885 #define USB_OTG_HPRT_PCDET_Msk (0x1U << USB_OTG_HPRT_PCDET_Pos) /*!< 0x00000002 */
14886 #define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk /*!< Port connect detected */
14887 #define USB_OTG_HPRT_PENA_Pos (2U)
14888 #define USB_OTG_HPRT_PENA_Msk (0x1U << USB_OTG_HPRT_PENA_Pos) /*!< 0x00000004 */
14889 #define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk /*!< Port enable */
14890 #define USB_OTG_HPRT_PENCHNG_Pos (3U)
14891 #define USB_OTG_HPRT_PENCHNG_Msk (0x1U << USB_OTG_HPRT_PENCHNG_Pos) /*!< 0x00000008 */
14892 #define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk /*!< Port enable/disable change */
14893 #define USB_OTG_HPRT_POCA_Pos (4U)
14894 #define USB_OTG_HPRT_POCA_Msk (0x1U << USB_OTG_HPRT_POCA_Pos) /*!< 0x00000010 */
14895 #define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk /*!< Port overcurrent active */
14896 #define USB_OTG_HPRT_POCCHNG_Pos (5U)
14897 #define USB_OTG_HPRT_POCCHNG_Msk (0x1U << USB_OTG_HPRT_POCCHNG_Pos) /*!< 0x00000020 */
14898 #define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk /*!< Port overcurrent change */
14899 #define USB_OTG_HPRT_PRES_Pos (6U)
14900 #define USB_OTG_HPRT_PRES_Msk (0x1U << USB_OTG_HPRT_PRES_Pos) /*!< 0x00000040 */
14901 #define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk /*!< Port resume */
14902 #define USB_OTG_HPRT_PSUSP_Pos (7U)
14903 #define USB_OTG_HPRT_PSUSP_Msk (0x1U << USB_OTG_HPRT_PSUSP_Pos) /*!< 0x00000080 */
14904 #define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk /*!< Port suspend */
14905 #define USB_OTG_HPRT_PRST_Pos (8U)
14906 #define USB_OTG_HPRT_PRST_Msk (0x1U << USB_OTG_HPRT_PRST_Pos) /*!< 0x00000100 */
14907 #define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk /*!< Port reset */
14908
14909 #define USB_OTG_HPRT_PLSTS_Pos (10U)
14910 #define USB_OTG_HPRT_PLSTS_Msk (0x3U << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000C00 */
14911 #define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk /*!< Port line status */
14912 #define USB_OTG_HPRT_PLSTS_0 (0x1U << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000400 */
14913 #define USB_OTG_HPRT_PLSTS_1 (0x2U << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000800 */
14914 #define USB_OTG_HPRT_PPWR_Pos (12U)
14915 #define USB_OTG_HPRT_PPWR_Msk (0x1U << USB_OTG_HPRT_PPWR_Pos) /*!< 0x00001000 */
14916 #define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk /*!< Port power */
14917
14918 #define USB_OTG_HPRT_PTCTL_Pos (13U)
14919 #define USB_OTG_HPRT_PTCTL_Msk (0xFU << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x0001E000 */
14920 #define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk /*!< Port test control */
14921 #define USB_OTG_HPRT_PTCTL_0 (0x1U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00002000 */
14922 #define USB_OTG_HPRT_PTCTL_1 (0x2U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00004000 */
14923 #define USB_OTG_HPRT_PTCTL_2 (0x4U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00008000 */
14924 #define USB_OTG_HPRT_PTCTL_3 (0x8U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00010000 */
14925
14926 #define USB_OTG_HPRT_PSPD_Pos (17U)
14927 #define USB_OTG_HPRT_PSPD_Msk (0x3U << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00060000 */
14928 #define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk /*!< Port speed */
14929 #define USB_OTG_HPRT_PSPD_0 (0x1U << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00020000 */
14930 #define USB_OTG_HPRT_PSPD_1 (0x2U << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00040000 */
14931
14932 /******************** Bit definition for USB_OTG_DOEPEACHMSK1 register ********************/
14933 #define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U)
14934 #define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
14935 #define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */
14936 #define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U)
14937 #define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
14938 #define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */
14939 #define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U)
14940 #define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
14941 #define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk /*!< Timeout condition mask */
14942 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U)
14943 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1U << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
14944 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
14945 #define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U)
14946 #define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
14947 #define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
14948 #define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U)
14949 #define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
14950 #define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
14951 #define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U)
14952 #define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
14953 #define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk /*!< OUT packet error mask */
14954 #define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U)
14955 #define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
14956 #define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */
14957 #define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U)
14958 #define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_BERRM_Pos) /*!< 0x00001000 */
14959 #define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk /*!< Bubble error interrupt mask */
14960 #define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U)
14961 #define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
14962 #define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */
14963 #define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U)
14964 #define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_NYETM_Pos) /*!< 0x00004000 */
14965 #define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk /*!< NYET interrupt mask */
14966
14967 /******************** Bit definition for USB_OTG_HPTXFSIZ register ********************/
14968 #define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U)
14969 #define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFU << USB_OTG_HPTXFSIZ_PTXSA_Pos) /*!< 0x0000FFFF */
14970 #define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk /*!< Host periodic TxFIFO start address */
14971 #define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U)
14972 #define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFU << USB_OTG_HPTXFSIZ_PTXFD_Pos) /*!< 0xFFFF0000 */
14973 #define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk /*!< Host periodic TxFIFO depth */
14974
14975 /******************** Bit definition for USB_OTG_DIEPCTL register ********************/
14976 #define USB_OTG_DIEPCTL_MPSIZ_Pos (0U)
14977 #define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFU << USB_OTG_DIEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
14978 #define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk /*!< Maximum packet size */
14979 #define USB_OTG_DIEPCTL_USBAEP_Pos (15U)
14980 #define USB_OTG_DIEPCTL_USBAEP_Msk (0x1U << USB_OTG_DIEPCTL_USBAEP_Pos) /*!< 0x00008000 */
14981 #define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk /*!< USB active endpoint */
14982 #define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U)
14983 #define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1U << USB_OTG_DIEPCTL_EONUM_DPID_Pos) /*!< 0x00010000 */
14984 #define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk /*!< Even/odd frame */
14985 #define USB_OTG_DIEPCTL_NAKSTS_Pos (17U)
14986 #define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1U << USB_OTG_DIEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
14987 #define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk /*!< NAK status */
14988
14989 #define USB_OTG_DIEPCTL_EPTYP_Pos (18U)
14990 #define USB_OTG_DIEPCTL_EPTYP_Msk (0x3U << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
14991 #define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk /*!< Endpoint type */
14992 #define USB_OTG_DIEPCTL_EPTYP_0 (0x1U << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00040000 */
14993 #define USB_OTG_DIEPCTL_EPTYP_1 (0x2U << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00080000 */
14994 #define USB_OTG_DIEPCTL_STALL_Pos (21U)
14995 #define USB_OTG_DIEPCTL_STALL_Msk (0x1U << USB_OTG_DIEPCTL_STALL_Pos) /*!< 0x00200000 */
14996 #define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk /*!< STALL handshake */
14997
14998 #define USB_OTG_DIEPCTL_TXFNUM_Pos (22U)
14999 #define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFU << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x03C00000 */
15000 #define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk /*!< TxFIFO number */
15001 #define USB_OTG_DIEPCTL_TXFNUM_0 (0x1U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00400000 */
15002 #define USB_OTG_DIEPCTL_TXFNUM_1 (0x2U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00800000 */
15003 #define USB_OTG_DIEPCTL_TXFNUM_2 (0x4U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x01000000 */
15004 #define USB_OTG_DIEPCTL_TXFNUM_3 (0x8U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x02000000 */
15005 #define USB_OTG_DIEPCTL_CNAK_Pos (26U)
15006 #define USB_OTG_DIEPCTL_CNAK_Msk (0x1U << USB_OTG_DIEPCTL_CNAK_Pos) /*!< 0x04000000 */
15007 #define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk /*!< Clear NAK */
15008 #define USB_OTG_DIEPCTL_SNAK_Pos (27U)
15009 #define USB_OTG_DIEPCTL_SNAK_Msk (0x1U << USB_OTG_DIEPCTL_SNAK_Pos) /*!< 0x08000000 */
15010 #define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk /*!< Set NAK */
15011 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U)
15012 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1U << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
15013 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */
15014 #define USB_OTG_DIEPCTL_SODDFRM_Pos (29U)
15015 #define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1U << USB_OTG_DIEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
15016 #define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk /*!< Set odd frame */
15017 #define USB_OTG_DIEPCTL_EPDIS_Pos (30U)
15018 #define USB_OTG_DIEPCTL_EPDIS_Msk (0x1U << USB_OTG_DIEPCTL_EPDIS_Pos) /*!< 0x40000000 */
15019 #define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk /*!< Endpoint disable */
15020 #define USB_OTG_DIEPCTL_EPENA_Pos (31U)
15021 #define USB_OTG_DIEPCTL_EPENA_Msk (0x1U << USB_OTG_DIEPCTL_EPENA_Pos) /*!< 0x80000000 */
15022 #define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk /*!< Endpoint enable */
15023
15024 /******************** Bit definition for USB_OTG_HCCHAR register ********************/
15025 #define USB_OTG_HCCHAR_MPSIZ_Pos (0U)
15026 #define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFU << USB_OTG_HCCHAR_MPSIZ_Pos) /*!< 0x000007FF */
15027 #define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk /*!< Maximum packet size */
15028
15029 #define USB_OTG_HCCHAR_EPNUM_Pos (11U)
15030 #define USB_OTG_HCCHAR_EPNUM_Msk (0xFU << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00007800 */
15031 #define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk /*!< Endpoint number */
15032 #define USB_OTG_HCCHAR_EPNUM_0 (0x1U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00000800 */
15033 #define USB_OTG_HCCHAR_EPNUM_1 (0x2U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00001000 */
15034 #define USB_OTG_HCCHAR_EPNUM_2 (0x4U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00002000 */
15035 #define USB_OTG_HCCHAR_EPNUM_3 (0x8U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00004000 */
15036 #define USB_OTG_HCCHAR_EPDIR_Pos (15U)
15037 #define USB_OTG_HCCHAR_EPDIR_Msk (0x1U << USB_OTG_HCCHAR_EPDIR_Pos) /*!< 0x00008000 */
15038 #define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk /*!< Endpoint direction */
15039 #define USB_OTG_HCCHAR_LSDEV_Pos (17U)
15040 #define USB_OTG_HCCHAR_LSDEV_Msk (0x1U << USB_OTG_HCCHAR_LSDEV_Pos) /*!< 0x00020000 */
15041 #define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk /*!< Low-speed device */
15042
15043 #define USB_OTG_HCCHAR_EPTYP_Pos (18U)
15044 #define USB_OTG_HCCHAR_EPTYP_Msk (0x3U << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x000C0000 */
15045 #define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk /*!< Endpoint type */
15046 #define USB_OTG_HCCHAR_EPTYP_0 (0x1U << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00040000 */
15047 #define USB_OTG_HCCHAR_EPTYP_1 (0x2U << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00080000 */
15048
15049 #define USB_OTG_HCCHAR_MC_Pos (20U)
15050 #define USB_OTG_HCCHAR_MC_Msk (0x3U << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00300000 */
15051 #define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk /*!< Multi Count (MC) / Error Count (EC) */
15052 #define USB_OTG_HCCHAR_MC_0 (0x1U << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00100000 */
15053 #define USB_OTG_HCCHAR_MC_1 (0x2U << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00200000 */
15054
15055 #define USB_OTG_HCCHAR_DAD_Pos (22U)
15056 #define USB_OTG_HCCHAR_DAD_Msk (0x7FU << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x1FC00000 */
15057 #define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk /*!< Device address */
15058 #define USB_OTG_HCCHAR_DAD_0 (0x01U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00400000 */
15059 #define USB_OTG_HCCHAR_DAD_1 (0x02U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00800000 */
15060 #define USB_OTG_HCCHAR_DAD_2 (0x04U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x01000000 */
15061 #define USB_OTG_HCCHAR_DAD_3 (0x08U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x02000000 */
15062 #define USB_OTG_HCCHAR_DAD_4 (0x10U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x04000000 */
15063 #define USB_OTG_HCCHAR_DAD_5 (0x20U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x08000000 */
15064 #define USB_OTG_HCCHAR_DAD_6 (0x40U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x10000000 */
15065 #define USB_OTG_HCCHAR_ODDFRM_Pos (29U)
15066 #define USB_OTG_HCCHAR_ODDFRM_Msk (0x1U << USB_OTG_HCCHAR_ODDFRM_Pos) /*!< 0x20000000 */
15067 #define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk /*!< Odd frame */
15068 #define USB_OTG_HCCHAR_CHDIS_Pos (30U)
15069 #define USB_OTG_HCCHAR_CHDIS_Msk (0x1U << USB_OTG_HCCHAR_CHDIS_Pos) /*!< 0x40000000 */
15070 #define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk /*!< Channel disable */
15071 #define USB_OTG_HCCHAR_CHENA_Pos (31U)
15072 #define USB_OTG_HCCHAR_CHENA_Msk (0x1U << USB_OTG_HCCHAR_CHENA_Pos) /*!< 0x80000000 */
15073 #define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk /*!< Channel enable */
15074
15075 /******************** Bit definition for USB_OTG_HCSPLT register ********************/
15076
15077 #define USB_OTG_HCSPLT_PRTADDR_Pos (0U)
15078 #define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FU << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x0000007F */
15079 #define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk /*!< Port address */
15080 #define USB_OTG_HCSPLT_PRTADDR_0 (0x01U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000001 */
15081 #define USB_OTG_HCSPLT_PRTADDR_1 (0x02U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000002 */
15082 #define USB_OTG_HCSPLT_PRTADDR_2 (0x04U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000004 */
15083 #define USB_OTG_HCSPLT_PRTADDR_3 (0x08U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000008 */
15084 #define USB_OTG_HCSPLT_PRTADDR_4 (0x10U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000010 */
15085 #define USB_OTG_HCSPLT_PRTADDR_5 (0x20U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000020 */
15086 #define USB_OTG_HCSPLT_PRTADDR_6 (0x40U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000040 */
15087
15088 #define USB_OTG_HCSPLT_HUBADDR_Pos (7U)
15089 #define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FU << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00003F80 */
15090 #define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk /*!< Hub address */
15091 #define USB_OTG_HCSPLT_HUBADDR_0 (0x01U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000080 */
15092 #define USB_OTG_HCSPLT_HUBADDR_1 (0x02U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000100 */
15093 #define USB_OTG_HCSPLT_HUBADDR_2 (0x04U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000200 */
15094 #define USB_OTG_HCSPLT_HUBADDR_3 (0x08U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000400 */
15095 #define USB_OTG_HCSPLT_HUBADDR_4 (0x10U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000800 */
15096 #define USB_OTG_HCSPLT_HUBADDR_5 (0x20U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00001000 */
15097 #define USB_OTG_HCSPLT_HUBADDR_6 (0x40U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00002000 */
15098
15099 #define USB_OTG_HCSPLT_XACTPOS_Pos (14U)
15100 #define USB_OTG_HCSPLT_XACTPOS_Msk (0x3U << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x0000C000 */
15101 #define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk /*!< XACTPOS */
15102 #define USB_OTG_HCSPLT_XACTPOS_0 (0x1U << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00004000 */
15103 #define USB_OTG_HCSPLT_XACTPOS_1 (0x2U << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00008000 */
15104 #define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U)
15105 #define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1U << USB_OTG_HCSPLT_COMPLSPLT_Pos) /*!< 0x00010000 */
15106 #define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk /*!< Do complete split */
15107 #define USB_OTG_HCSPLT_SPLITEN_Pos (31U)
15108 #define USB_OTG_HCSPLT_SPLITEN_Msk (0x1U << USB_OTG_HCSPLT_SPLITEN_Pos) /*!< 0x80000000 */
15109 #define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk /*!< Split enable */
15110
15111 /******************** Bit definition for USB_OTG_HCINT register ********************/
15112 #define USB_OTG_HCINT_XFRC_Pos (0U)
15113 #define USB_OTG_HCINT_XFRC_Msk (0x1U << USB_OTG_HCINT_XFRC_Pos) /*!< 0x00000001 */
15114 #define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk /*!< Transfer completed */
15115 #define USB_OTG_HCINT_CHH_Pos (1U)
15116 #define USB_OTG_HCINT_CHH_Msk (0x1U << USB_OTG_HCINT_CHH_Pos) /*!< 0x00000002 */
15117 #define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk /*!< Channel halted */
15118 #define USB_OTG_HCINT_AHBERR_Pos (2U)
15119 #define USB_OTG_HCINT_AHBERR_Msk (0x1U << USB_OTG_HCINT_AHBERR_Pos) /*!< 0x00000004 */
15120 #define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk /*!< AHB error */
15121 #define USB_OTG_HCINT_STALL_Pos (3U)
15122 #define USB_OTG_HCINT_STALL_Msk (0x1U << USB_OTG_HCINT_STALL_Pos) /*!< 0x00000008 */
15123 #define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk /*!< STALL response received interrupt */
15124 #define USB_OTG_HCINT_NAK_Pos (4U)
15125 #define USB_OTG_HCINT_NAK_Msk (0x1U << USB_OTG_HCINT_NAK_Pos) /*!< 0x00000010 */
15126 #define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk /*!< NAK response received interrupt */
15127 #define USB_OTG_HCINT_ACK_Pos (5U)
15128 #define USB_OTG_HCINT_ACK_Msk (0x1U << USB_OTG_HCINT_ACK_Pos) /*!< 0x00000020 */
15129 #define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk /*!< ACK response received/transmitted interrupt */
15130 #define USB_OTG_HCINT_NYET_Pos (6U)
15131 #define USB_OTG_HCINT_NYET_Msk (0x1U << USB_OTG_HCINT_NYET_Pos) /*!< 0x00000040 */
15132 #define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk /*!< Response received interrupt */
15133 #define USB_OTG_HCINT_TXERR_Pos (7U)
15134 #define USB_OTG_HCINT_TXERR_Msk (0x1U << USB_OTG_HCINT_TXERR_Pos) /*!< 0x00000080 */
15135 #define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk /*!< Transaction error */
15136 #define USB_OTG_HCINT_BBERR_Pos (8U)
15137 #define USB_OTG_HCINT_BBERR_Msk (0x1U << USB_OTG_HCINT_BBERR_Pos) /*!< 0x00000100 */
15138 #define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk /*!< Babble error */
15139 #define USB_OTG_HCINT_FRMOR_Pos (9U)
15140 #define USB_OTG_HCINT_FRMOR_Msk (0x1U << USB_OTG_HCINT_FRMOR_Pos) /*!< 0x00000200 */
15141 #define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk /*!< Frame overrun */
15142 #define USB_OTG_HCINT_DTERR_Pos (10U)
15143 #define USB_OTG_HCINT_DTERR_Msk (0x1U << USB_OTG_HCINT_DTERR_Pos) /*!< 0x00000400 */
15144 #define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk /*!< Data toggle error */
15145
15146 /******************** Bit definition for USB_OTG_DIEPINT register ********************/
15147 #define USB_OTG_DIEPINT_XFRC_Pos (0U)
15148 #define USB_OTG_DIEPINT_XFRC_Msk (0x1U << USB_OTG_DIEPINT_XFRC_Pos) /*!< 0x00000001 */
15149 #define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk /*!< Transfer completed interrupt */
15150 #define USB_OTG_DIEPINT_EPDISD_Pos (1U)
15151 #define USB_OTG_DIEPINT_EPDISD_Msk (0x1U << USB_OTG_DIEPINT_EPDISD_Pos) /*!< 0x00000002 */
15152 #define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */
15153 #define USB_OTG_DIEPINT_TOC_Pos (3U)
15154 #define USB_OTG_DIEPINT_TOC_Msk (0x1U << USB_OTG_DIEPINT_TOC_Pos) /*!< 0x00000008 */
15155 #define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk /*!< Timeout condition */
15156 #define USB_OTG_DIEPINT_ITTXFE_Pos (4U)
15157 #define USB_OTG_DIEPINT_ITTXFE_Msk (0x1U << USB_OTG_DIEPINT_ITTXFE_Pos) /*!< 0x00000010 */
15158 #define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk /*!< IN token received when TxFIFO is empty */
15159 #define USB_OTG_DIEPINT_INEPNE_Pos (6U)
15160 #define USB_OTG_DIEPINT_INEPNE_Msk (0x1U << USB_OTG_DIEPINT_INEPNE_Pos) /*!< 0x00000040 */
15161 #define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk /*!< IN endpoint NAK effective */
15162 #define USB_OTG_DIEPINT_TXFE_Pos (7U)
15163 #define USB_OTG_DIEPINT_TXFE_Msk (0x1U << USB_OTG_DIEPINT_TXFE_Pos) /*!< 0x00000080 */
15164 #define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk /*!< Transmit FIFO empty */
15165 #define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U)
15166 #define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1U << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) /*!< 0x00000100 */
15167 #define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk /*!< Transmit Fifo Underrun */
15168 #define USB_OTG_DIEPINT_BNA_Pos (9U)
15169 #define USB_OTG_DIEPINT_BNA_Msk (0x1U << USB_OTG_DIEPINT_BNA_Pos) /*!< 0x00000200 */
15170 #define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk /*!< Buffer not available interrupt */
15171 #define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U)
15172 #define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1U << USB_OTG_DIEPINT_PKTDRPSTS_Pos) /*!< 0x00000800 */
15173 #define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk /*!< Packet dropped status */
15174 #define USB_OTG_DIEPINT_BERR_Pos (12U)
15175 #define USB_OTG_DIEPINT_BERR_Msk (0x1U << USB_OTG_DIEPINT_BERR_Pos) /*!< 0x00001000 */
15176 #define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk /*!< Babble error interrupt */
15177 #define USB_OTG_DIEPINT_NAK_Pos (13U)
15178 #define USB_OTG_DIEPINT_NAK_Msk (0x1U << USB_OTG_DIEPINT_NAK_Pos) /*!< 0x00002000 */
15179 #define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk /*!< NAK interrupt */
15180
15181 /******************** Bit definition forUSB_OTG_HCINTMSK register ********************/
15182 #define USB_OTG_HCINTMSK_XFRCM_Pos (0U)
15183 #define USB_OTG_HCINTMSK_XFRCM_Msk (0x1U << USB_OTG_HCINTMSK_XFRCM_Pos) /*!< 0x00000001 */
15184 #define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk /*!< Transfer completed mask */
15185 #define USB_OTG_HCINTMSK_CHHM_Pos (1U)
15186 #define USB_OTG_HCINTMSK_CHHM_Msk (0x1U << USB_OTG_HCINTMSK_CHHM_Pos) /*!< 0x00000002 */
15187 #define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk /*!< Channel halted mask */
15188 #define USB_OTG_HCINTMSK_AHBERR_Pos (2U)
15189 #define USB_OTG_HCINTMSK_AHBERR_Msk (0x1U << USB_OTG_HCINTMSK_AHBERR_Pos) /*!< 0x00000004 */
15190 #define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk /*!< AHB error */
15191 #define USB_OTG_HCINTMSK_STALLM_Pos (3U)
15192 #define USB_OTG_HCINTMSK_STALLM_Msk (0x1U << USB_OTG_HCINTMSK_STALLM_Pos) /*!< 0x00000008 */
15193 #define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk /*!< STALL response received interrupt mask */
15194 #define USB_OTG_HCINTMSK_NAKM_Pos (4U)
15195 #define USB_OTG_HCINTMSK_NAKM_Msk (0x1U << USB_OTG_HCINTMSK_NAKM_Pos) /*!< 0x00000010 */
15196 #define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk /*!< NAK response received interrupt mask */
15197 #define USB_OTG_HCINTMSK_ACKM_Pos (5U)
15198 #define USB_OTG_HCINTMSK_ACKM_Msk (0x1U << USB_OTG_HCINTMSK_ACKM_Pos) /*!< 0x00000020 */
15199 #define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk /*!< ACK response received/transmitted interrupt mask */
15200 #define USB_OTG_HCINTMSK_NYET_Pos (6U)
15201 #define USB_OTG_HCINTMSK_NYET_Msk (0x1U << USB_OTG_HCINTMSK_NYET_Pos) /*!< 0x00000040 */
15202 #define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk /*!< response received interrupt mask */
15203 #define USB_OTG_HCINTMSK_TXERRM_Pos (7U)
15204 #define USB_OTG_HCINTMSK_TXERRM_Msk (0x1U << USB_OTG_HCINTMSK_TXERRM_Pos) /*!< 0x00000080 */
15205 #define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk /*!< Transaction error mask */
15206 #define USB_OTG_HCINTMSK_BBERRM_Pos (8U)
15207 #define USB_OTG_HCINTMSK_BBERRM_Msk (0x1U << USB_OTG_HCINTMSK_BBERRM_Pos) /*!< 0x00000100 */
15208 #define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk /*!< Babble error mask */
15209 #define USB_OTG_HCINTMSK_FRMORM_Pos (9U)
15210 #define USB_OTG_HCINTMSK_FRMORM_Msk (0x1U << USB_OTG_HCINTMSK_FRMORM_Pos) /*!< 0x00000200 */
15211 #define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk /*!< Frame overrun mask */
15212 #define USB_OTG_HCINTMSK_DTERRM_Pos (10U)
15213 #define USB_OTG_HCINTMSK_DTERRM_Msk (0x1U << USB_OTG_HCINTMSK_DTERRM_Pos) /*!< 0x00000400 */
15214 #define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk /*!< Data toggle error mask */
15215
15216 /******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/
15217
15218 #define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U)
15219 #define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
15220 #define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk /*!< Transfer size */
15221 #define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U)
15222 #define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_DIEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
15223 #define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk /*!< Packet count */
15224 #define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U)
15225 #define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3U << USB_OTG_DIEPTSIZ_MULCNT_Pos) /*!< 0x60000000 */
15226 #define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk /*!< Packet count */
15227 /******************** Bit definition for USB_OTG_HCTSIZ register ********************/
15228 #define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U)
15229 #define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_HCTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
15230 #define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk /*!< Transfer size */
15231 #define USB_OTG_HCTSIZ_PKTCNT_Pos (19U)
15232 #define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_HCTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
15233 #define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk /*!< Packet count */
15234 #define USB_OTG_HCTSIZ_DOPING_Pos (31U)
15235 #define USB_OTG_HCTSIZ_DOPING_Msk (0x1U << USB_OTG_HCTSIZ_DOPING_Pos) /*!< 0x80000000 */
15236 #define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk /*!< Do PING */
15237 #define USB_OTG_HCTSIZ_DPID_Pos (29U)
15238 #define USB_OTG_HCTSIZ_DPID_Msk (0x3U << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x60000000 */
15239 #define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk /*!< Data PID */
15240 #define USB_OTG_HCTSIZ_DPID_0 (0x1U << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x20000000 */
15241 #define USB_OTG_HCTSIZ_DPID_1 (0x2U << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x40000000 */
15242
15243 /******************** Bit definition for USB_OTG_DIEPDMA register ********************/
15244 #define USB_OTG_DIEPDMA_DMAADDR_Pos (0U)
15245 #define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFU << USB_OTG_DIEPDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
15246 #define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk /*!< DMA address */
15247
15248 /******************** Bit definition for USB_OTG_HCDMA register ********************/
15249 #define USB_OTG_HCDMA_DMAADDR_Pos (0U)
15250 #define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFU << USB_OTG_HCDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
15251 #define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk /*!< DMA address */
15252
15253 /******************** Bit definition for USB_OTG_DTXFSTS register ********************/
15254 #define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U)
15255 #define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFU << USB_OTG_DTXFSTS_INEPTFSAV_Pos) /*!< 0x0000FFFF */
15256 #define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk /*!< IN endpoint TxFIFO space available */
15257
15258 /******************** Bit definition for USB_OTG_DIEPTXF register ********************/
15259 #define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U)
15260 #define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFU << USB_OTG_DIEPTXF_INEPTXSA_Pos) /*!< 0x0000FFFF */
15261 #define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk /*!< IN endpoint FIFOx transmit RAM start address */
15262 #define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U)
15263 #define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFU << USB_OTG_DIEPTXF_INEPTXFD_Pos) /*!< 0xFFFF0000 */
15264 #define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk /*!< IN endpoint TxFIFO depth */
15265
15266 /******************** Bit definition for USB_OTG_DOEPCTL register ********************/
15267
15268 #define USB_OTG_DOEPCTL_MPSIZ_Pos (0U)
15269 #define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFU << USB_OTG_DOEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
15270 #define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk /*!< Maximum packet size */ /*!<Bit 1 */
15271 #define USB_OTG_DOEPCTL_USBAEP_Pos (15U)
15272 #define USB_OTG_DOEPCTL_USBAEP_Msk (0x1U << USB_OTG_DOEPCTL_USBAEP_Pos) /*!< 0x00008000 */
15273 #define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk /*!< USB active endpoint */
15274 #define USB_OTG_DOEPCTL_NAKSTS_Pos (17U)
15275 #define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1U << USB_OTG_DOEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
15276 #define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk /*!< NAK status */
15277 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U)
15278 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1U << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
15279 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */
15280 #define USB_OTG_DOEPCTL_SODDFRM_Pos (29U)
15281 #define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1U << USB_OTG_DOEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
15282 #define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk /*!< Set odd frame */
15283 #define USB_OTG_DOEPCTL_EPTYP_Pos (18U)
15284 #define USB_OTG_DOEPCTL_EPTYP_Msk (0x3U << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
15285 #define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk /*!< Endpoint type */
15286 #define USB_OTG_DOEPCTL_EPTYP_0 (0x1U << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00040000 */
15287 #define USB_OTG_DOEPCTL_EPTYP_1 (0x2U << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00080000 */
15288 #define USB_OTG_DOEPCTL_SNPM_Pos (20U)
15289 #define USB_OTG_DOEPCTL_SNPM_Msk (0x1U << USB_OTG_DOEPCTL_SNPM_Pos) /*!< 0x00100000 */
15290 #define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk /*!< Snoop mode */
15291 #define USB_OTG_DOEPCTL_STALL_Pos (21U)
15292 #define USB_OTG_DOEPCTL_STALL_Msk (0x1U << USB_OTG_DOEPCTL_STALL_Pos) /*!< 0x00200000 */
15293 #define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk /*!< STALL handshake */
15294 #define USB_OTG_DOEPCTL_CNAK_Pos (26U)
15295 #define USB_OTG_DOEPCTL_CNAK_Msk (0x1U << USB_OTG_DOEPCTL_CNAK_Pos) /*!< 0x04000000 */
15296 #define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk /*!< Clear NAK */
15297 #define USB_OTG_DOEPCTL_SNAK_Pos (27U)
15298 #define USB_OTG_DOEPCTL_SNAK_Msk (0x1U << USB_OTG_DOEPCTL_SNAK_Pos) /*!< 0x08000000 */
15299 #define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk /*!< Set NAK */
15300 #define USB_OTG_DOEPCTL_EPDIS_Pos (30U)
15301 #define USB_OTG_DOEPCTL_EPDIS_Msk (0x1U << USB_OTG_DOEPCTL_EPDIS_Pos) /*!< 0x40000000 */
15302 #define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk /*!< Endpoint disable */
15303 #define USB_OTG_DOEPCTL_EPENA_Pos (31U)
15304 #define USB_OTG_DOEPCTL_EPENA_Msk (0x1U << USB_OTG_DOEPCTL_EPENA_Pos) /*!< 0x80000000 */
15305 #define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk /*!< Endpoint enable */
15306
15307 /******************** Bit definition for USB_OTG_DOEPINT register ********************/
15308 #define USB_OTG_DOEPINT_XFRC_Pos (0U)
15309 #define USB_OTG_DOEPINT_XFRC_Msk (0x1U << USB_OTG_DOEPINT_XFRC_Pos) /*!< 0x00000001 */
15310 #define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk /*!< Transfer completed interrupt */
15311 #define USB_OTG_DOEPINT_EPDISD_Pos (1U)
15312 #define USB_OTG_DOEPINT_EPDISD_Msk (0x1U << USB_OTG_DOEPINT_EPDISD_Pos) /*!< 0x00000002 */
15313 #define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */
15314 #define USB_OTG_DOEPINT_STUP_Pos (3U)
15315 #define USB_OTG_DOEPINT_STUP_Msk (0x1U << USB_OTG_DOEPINT_STUP_Pos) /*!< 0x00000008 */
15316 #define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk /*!< SETUP phase done */
15317 #define USB_OTG_DOEPINT_OTEPDIS_Pos (4U)
15318 #define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1U << USB_OTG_DOEPINT_OTEPDIS_Pos) /*!< 0x00000010 */
15319 #define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk /*!< OUT token received when endpoint disabled */
15320 #define USB_OTG_DOEPINT_OTEPSPR_Pos (5U)
15321 #define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1U << USB_OTG_DOEPINT_OTEPSPR_Pos) /*!< 0x00000020 */
15322 #define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk /*!< Status Phase Received For Control Write */
15323 #define USB_OTG_DOEPINT_B2BSTUP_Pos (6U)
15324 #define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1U << USB_OTG_DOEPINT_B2BSTUP_Pos) /*!< 0x00000040 */
15325 #define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk /*!< Back-to-back SETUP packets received */
15326 #define USB_OTG_DOEPINT_NYET_Pos (14U)
15327 #define USB_OTG_DOEPINT_NYET_Msk (0x1U << USB_OTG_DOEPINT_NYET_Pos) /*!< 0x00004000 */
15328 #define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk /*!< NYET interrupt */
15329
15330 /******************** Bit definition for USB_OTG_DOEPTSIZ register ********************/
15331
15332 #define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U)
15333 #define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
15334 #define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk /*!< Transfer size */
15335 #define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U)
15336 #define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_DOEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
15337 #define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk /*!< Packet count */
15338
15339 #define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U)
15340 #define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x60000000 */
15341 #define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk /*!< SETUP packet count */
15342 #define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x20000000 */
15343 #define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x40000000 */
15344
15345 /******************** Bit definition for PCGCCTL register ********************/
15346 #define USB_OTG_PCGCCTL_STOPCLK_Pos (0U)
15347 #define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1U << USB_OTG_PCGCCTL_STOPCLK_Pos) /*!< 0x00000001 */
15348 #define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk /*!< SETUP packet count */
15349 #define USB_OTG_PCGCCTL_GATECLK_Pos (1U)
15350 #define USB_OTG_PCGCCTL_GATECLK_Msk (0x1U << USB_OTG_PCGCCTL_GATECLK_Pos) /*!< 0x00000002 */
15351 #define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk /*!<Bit 0 */
15352 #define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U)
15353 #define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1U << USB_OTG_PCGCCTL_PHYSUSP_Pos) /*!< 0x00000010 */
15354 #define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk /*!<Bit 1 */
15355
15356 /* Legacy define */
15357 /******************** Bit definition for OTG register ********************/
15358 #define USB_OTG_CHNUM_Pos (0U)
15359 #define USB_OTG_CHNUM_Msk (0xFU << USB_OTG_CHNUM_Pos) /*!< 0x0000000F */
15360 #define USB_OTG_CHNUM USB_OTG_CHNUM_Msk /*!< Channel number */
15361 #define USB_OTG_CHNUM_0 (0x1U << USB_OTG_CHNUM_Pos) /*!< 0x00000001 */
15362 #define USB_OTG_CHNUM_1 (0x2U << USB_OTG_CHNUM_Pos) /*!< 0x00000002 */
15363 #define USB_OTG_CHNUM_2 (0x4U << USB_OTG_CHNUM_Pos) /*!< 0x00000004 */
15364 #define USB_OTG_CHNUM_3 (0x8U << USB_OTG_CHNUM_Pos) /*!< 0x00000008 */
15365 #define USB_OTG_BCNT_Pos (4U)
15366 #define USB_OTG_BCNT_Msk (0x7FFU << USB_OTG_BCNT_Pos) /*!< 0x00007FF0 */
15367 #define USB_OTG_BCNT USB_OTG_BCNT_Msk /*!< Byte count */
15368
15369 #define USB_OTG_DPID_Pos (15U)
15370 #define USB_OTG_DPID_Msk (0x3U << USB_OTG_DPID_Pos) /*!< 0x00018000 */
15371 #define USB_OTG_DPID USB_OTG_DPID_Msk /*!< Data PID */
15372 #define USB_OTG_DPID_0 (0x1U << USB_OTG_DPID_Pos) /*!< 0x00008000 */
15373 #define USB_OTG_DPID_1 (0x2U << USB_OTG_DPID_Pos) /*!< 0x00010000 */
15374
15375 #define USB_OTG_PKTSTS_Pos (17U)
15376 #define USB_OTG_PKTSTS_Msk (0xFU << USB_OTG_PKTSTS_Pos) /*!< 0x001E0000 */
15377 #define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk /*!< Packet status */
15378 #define USB_OTG_PKTSTS_0 (0x1U << USB_OTG_PKTSTS_Pos) /*!< 0x00020000 */
15379 #define USB_OTG_PKTSTS_1 (0x2U << USB_OTG_PKTSTS_Pos) /*!< 0x00040000 */
15380 #define USB_OTG_PKTSTS_2 (0x4U << USB_OTG_PKTSTS_Pos) /*!< 0x00080000 */
15381 #define USB_OTG_PKTSTS_3 (0x8U << USB_OTG_PKTSTS_Pos) /*!< 0x00100000 */
15382
15383 #define USB_OTG_EPNUM_Pos (0U)
15384 #define USB_OTG_EPNUM_Msk (0xFU << USB_OTG_EPNUM_Pos) /*!< 0x0000000F */
15385 #define USB_OTG_EPNUM USB_OTG_EPNUM_Msk /*!< Endpoint number */
15386 #define USB_OTG_EPNUM_0 (0x1U << USB_OTG_EPNUM_Pos) /*!< 0x00000001 */
15387 #define USB_OTG_EPNUM_1 (0x2U << USB_OTG_EPNUM_Pos) /*!< 0x00000002 */
15388 #define USB_OTG_EPNUM_2 (0x4U << USB_OTG_EPNUM_Pos) /*!< 0x00000004 */
15389 #define USB_OTG_EPNUM_3 (0x8U << USB_OTG_EPNUM_Pos) /*!< 0x00000008 */
15390
15391 #define USB_OTG_FRMNUM_Pos (21U)
15392 #define USB_OTG_FRMNUM_Msk (0xFU << USB_OTG_FRMNUM_Pos) /*!< 0x01E00000 */
15393 #define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk /*!< Frame number */
15394 #define USB_OTG_FRMNUM_0 (0x1U << USB_OTG_FRMNUM_Pos) /*!< 0x00200000 */
15395 #define USB_OTG_FRMNUM_1 (0x2U << USB_OTG_FRMNUM_Pos) /*!< 0x00400000 */
15396 #define USB_OTG_FRMNUM_2 (0x4U << USB_OTG_FRMNUM_Pos) /*!< 0x00800000 */
15397 #define USB_OTG_FRMNUM_3 (0x8U << USB_OTG_FRMNUM_Pos) /*!< 0x01000000 */
15398 /**
15399 * @}
15400 */
15401
15402 /**
15403 * @}
15404 */
15405
15406 /** @addtogroup Exported_macros
15407 * @{
15408 */
15409
15410 /******************************* ADC Instances ********************************/
15411 #define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
15412 ((INSTANCE) == ADC2) || \
15413 ((INSTANCE) == ADC3))
15414
15415 #define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
15416
15417 #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON)
15418
15419 /******************************* CAN Instances ********************************/
15420 #define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \
15421 ((INSTANCE) == CAN2))
15422 /******************************* CRC Instances ********************************/
15423 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
15424
15425 /******************************* DAC Instances ********************************/
15426 #define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
15427
15428 /******************************* DCMI Instances *******************************/
15429 #define IS_DCMI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DCMI)
15430
15431 /******************************** DMA Instances *******************************/
15432 #define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
15433 ((INSTANCE) == DMA1_Stream1) || \
15434 ((INSTANCE) == DMA1_Stream2) || \
15435 ((INSTANCE) == DMA1_Stream3) || \
15436 ((INSTANCE) == DMA1_Stream4) || \
15437 ((INSTANCE) == DMA1_Stream5) || \
15438 ((INSTANCE) == DMA1_Stream6) || \
15439 ((INSTANCE) == DMA1_Stream7) || \
15440 ((INSTANCE) == DMA2_Stream0) || \
15441 ((INSTANCE) == DMA2_Stream1) || \
15442 ((INSTANCE) == DMA2_Stream2) || \
15443 ((INSTANCE) == DMA2_Stream3) || \
15444 ((INSTANCE) == DMA2_Stream4) || \
15445 ((INSTANCE) == DMA2_Stream5) || \
15446 ((INSTANCE) == DMA2_Stream6) || \
15447 ((INSTANCE) == DMA2_Stream7))
15448
15449 /******************************* GPIO Instances *******************************/
15450 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
15451 ((INSTANCE) == GPIOB) || \
15452 ((INSTANCE) == GPIOC) || \
15453 ((INSTANCE) == GPIOD) || \
15454 ((INSTANCE) == GPIOE) || \
15455 ((INSTANCE) == GPIOF) || \
15456 ((INSTANCE) == GPIOG) || \
15457 ((INSTANCE) == GPIOH))
15458
15459 /******************************** I2C Instances *******************************/
15460 #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
15461 ((INSTANCE) == I2C2) || \
15462 ((INSTANCE) == I2C3))
15463
15464 /******************************* SMBUS Instances ******************************/
15465 #define IS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE
15466
15467 /******************************** I2S Instances *******************************/
15468 #define IS_I2S_APB1_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \
15469 ((INSTANCE) == SPI3))
15470
15471 #define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
15472 ((INSTANCE) == SPI2) || \
15473 ((INSTANCE) == SPI3))
15474
15475
15476
15477 /****************************** RTC Instances *********************************/
15478 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
15479
15480 /******************************* SAI Instances ********************************/
15481 #define IS_SAI_ALL_INSTANCE(PERIPH) (((PERIPH) == SAI1_Block_A) || \
15482 ((PERIPH) == SAI1_Block_B) || \
15483 ((PERIPH) == SAI2_Block_A) || \
15484 ((PERIPH) == SAI2_Block_B))
15485 /* Legacy define */
15486
15487 #define IS_SAI_BLOCK_PERIPH IS_SAI_ALL_INSTANCE
15488
15489 /******************************** SPI Instances *******************************/
15490 #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
15491 ((INSTANCE) == SPI2) || \
15492 ((INSTANCE) == SPI3) || \
15493 ((INSTANCE) == SPI4))
15494
15495
15496 /****************** TIM Instances : All supported instances *******************/
15497 #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15498 ((INSTANCE) == TIM2) || \
15499 ((INSTANCE) == TIM3) || \
15500 ((INSTANCE) == TIM4) || \
15501 ((INSTANCE) == TIM5) || \
15502 ((INSTANCE) == TIM6) || \
15503 ((INSTANCE) == TIM7) || \
15504 ((INSTANCE) == TIM8) || \
15505 ((INSTANCE) == TIM9) || \
15506 ((INSTANCE) == TIM10)|| \
15507 ((INSTANCE) == TIM11)|| \
15508 ((INSTANCE) == TIM12)|| \
15509 ((INSTANCE) == TIM13)|| \
15510 ((INSTANCE) == TIM14))
15511
15512 /************* TIM Instances : at least 1 capture/compare channel *************/
15513 #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15514 ((INSTANCE) == TIM2) || \
15515 ((INSTANCE) == TIM3) || \
15516 ((INSTANCE) == TIM4) || \
15517 ((INSTANCE) == TIM5) || \
15518 ((INSTANCE) == TIM8) || \
15519 ((INSTANCE) == TIM9) || \
15520 ((INSTANCE) == TIM10) || \
15521 ((INSTANCE) == TIM11) || \
15522 ((INSTANCE) == TIM12) || \
15523 ((INSTANCE) == TIM13) || \
15524 ((INSTANCE) == TIM14))
15525
15526 /************ TIM Instances : at least 2 capture/compare channels *************/
15527 #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15528 ((INSTANCE) == TIM2) || \
15529 ((INSTANCE) == TIM3) || \
15530 ((INSTANCE) == TIM4) || \
15531 ((INSTANCE) == TIM5) || \
15532 ((INSTANCE) == TIM8) || \
15533 ((INSTANCE) == TIM9) || \
15534 ((INSTANCE) == TIM12))
15535
15536 /************ TIM Instances : at least 3 capture/compare channels *************/
15537 #define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15538 ((INSTANCE) == TIM2) || \
15539 ((INSTANCE) == TIM3) || \
15540 ((INSTANCE) == TIM4) || \
15541 ((INSTANCE) == TIM5) || \
15542 ((INSTANCE) == TIM8))
15543
15544 /************ TIM Instances : at least 4 capture/compare channels *************/
15545 #define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15546 ((INSTANCE) == TIM2) || \
15547 ((INSTANCE) == TIM3) || \
15548 ((INSTANCE) == TIM4) || \
15549 ((INSTANCE) == TIM5) || \
15550 ((INSTANCE) == TIM8))
15551
15552 /******************** TIM Instances : Advanced-control timers *****************/
15553 #define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15554 ((INSTANCE) == TIM8))
15555
15556 /******************* TIM Instances : Timer input XOR function *****************/
15557 #define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15558 ((INSTANCE) == TIM2) || \
15559 ((INSTANCE) == TIM3) || \
15560 ((INSTANCE) == TIM4) || \
15561 ((INSTANCE) == TIM5) || \
15562 ((INSTANCE) == TIM8))
15563
15564 /****************** TIM Instances : DMA requests generation (UDE) *************/
15565 #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15566 ((INSTANCE) == TIM2) || \
15567 ((INSTANCE) == TIM3) || \
15568 ((INSTANCE) == TIM4) || \
15569 ((INSTANCE) == TIM5) || \
15570 ((INSTANCE) == TIM6) || \
15571 ((INSTANCE) == TIM7) || \
15572 ((INSTANCE) == TIM8))
15573
15574 /************ TIM Instances : DMA requests generation (CCxDE) *****************/
15575 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15576 ((INSTANCE) == TIM2) || \
15577 ((INSTANCE) == TIM3) || \
15578 ((INSTANCE) == TIM4) || \
15579 ((INSTANCE) == TIM5) || \
15580 ((INSTANCE) == TIM8))
15581
15582 /************ TIM Instances : DMA requests generation (COMDE) *****************/
15583 #define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15584 ((INSTANCE) == TIM2) || \
15585 ((INSTANCE) == TIM3) || \
15586 ((INSTANCE) == TIM4) || \
15587 ((INSTANCE) == TIM5) || \
15588 ((INSTANCE) == TIM8))
15589
15590 /******************** TIM Instances : DMA burst feature ***********************/
15591 #define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15592 ((INSTANCE) == TIM2) || \
15593 ((INSTANCE) == TIM3) || \
15594 ((INSTANCE) == TIM4) || \
15595 ((INSTANCE) == TIM5) || \
15596 ((INSTANCE) == TIM8))
15597
15598 /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
15599 #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15600 ((INSTANCE) == TIM2) || \
15601 ((INSTANCE) == TIM3) || \
15602 ((INSTANCE) == TIM4) || \
15603 ((INSTANCE) == TIM5) || \
15604 ((INSTANCE) == TIM6) || \
15605 ((INSTANCE) == TIM7) || \
15606 ((INSTANCE) == TIM8))
15607
15608 /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
15609 #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15610 ((INSTANCE) == TIM2) || \
15611 ((INSTANCE) == TIM3) || \
15612 ((INSTANCE) == TIM4) || \
15613 ((INSTANCE) == TIM5) || \
15614 ((INSTANCE) == TIM8) || \
15615 ((INSTANCE) == TIM9) || \
15616 ((INSTANCE) == TIM12))
15617
15618 /********************** TIM Instances : 32 bit Counter ************************/
15619 #define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \
15620 ((INSTANCE) == TIM5))
15621
15622 /***************** TIM Instances : external trigger input availabe ************/
15623 #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15624 ((INSTANCE) == TIM2) || \
15625 ((INSTANCE) == TIM3) || \
15626 ((INSTANCE) == TIM4) || \
15627 ((INSTANCE) == TIM5) || \
15628 ((INSTANCE) == TIM8))
15629
15630 /****************** TIM Instances : remapping capability **********************/
15631 #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \
15632 ((INSTANCE) == TIM5) || \
15633 ((INSTANCE) == TIM11))
15634
15635 /******************* TIM Instances : output(s) available **********************/
15636 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
15637 ((((INSTANCE) == TIM1) && \
15638 (((CHANNEL) == TIM_CHANNEL_1) || \
15639 ((CHANNEL) == TIM_CHANNEL_2) || \
15640 ((CHANNEL) == TIM_CHANNEL_3) || \
15641 ((CHANNEL) == TIM_CHANNEL_4))) \
15642 || \
15643 (((INSTANCE) == TIM2) && \
15644 (((CHANNEL) == TIM_CHANNEL_1) || \
15645 ((CHANNEL) == TIM_CHANNEL_2) || \
15646 ((CHANNEL) == TIM_CHANNEL_3) || \
15647 ((CHANNEL) == TIM_CHANNEL_4))) \
15648 || \
15649 (((INSTANCE) == TIM3) && \
15650 (((CHANNEL) == TIM_CHANNEL_1) || \
15651 ((CHANNEL) == TIM_CHANNEL_2) || \
15652 ((CHANNEL) == TIM_CHANNEL_3) || \
15653 ((CHANNEL) == TIM_CHANNEL_4))) \
15654 || \
15655 (((INSTANCE) == TIM4) && \
15656 (((CHANNEL) == TIM_CHANNEL_1) || \
15657 ((CHANNEL) == TIM_CHANNEL_2) || \
15658 ((CHANNEL) == TIM_CHANNEL_3) || \
15659 ((CHANNEL) == TIM_CHANNEL_4))) \
15660 || \
15661 (((INSTANCE) == TIM5) && \
15662 (((CHANNEL) == TIM_CHANNEL_1) || \
15663 ((CHANNEL) == TIM_CHANNEL_2) || \
15664 ((CHANNEL) == TIM_CHANNEL_3) || \
15665 ((CHANNEL) == TIM_CHANNEL_4))) \
15666 || \
15667 (((INSTANCE) == TIM8) && \
15668 (((CHANNEL) == TIM_CHANNEL_1) || \
15669 ((CHANNEL) == TIM_CHANNEL_2) || \
15670 ((CHANNEL) == TIM_CHANNEL_3) || \
15671 ((CHANNEL) == TIM_CHANNEL_4))) \
15672 || \
15673 (((INSTANCE) == TIM9) && \
15674 (((CHANNEL) == TIM_CHANNEL_1) || \
15675 ((CHANNEL) == TIM_CHANNEL_2))) \
15676 || \
15677 (((INSTANCE) == TIM10) && \
15678 (((CHANNEL) == TIM_CHANNEL_1))) \
15679 || \
15680 (((INSTANCE) == TIM11) && \
15681 (((CHANNEL) == TIM_CHANNEL_1))) \
15682 || \
15683 (((INSTANCE) == TIM12) && \
15684 (((CHANNEL) == TIM_CHANNEL_1) || \
15685 ((CHANNEL) == TIM_CHANNEL_2))) \
15686 || \
15687 (((INSTANCE) == TIM13) && \
15688 (((CHANNEL) == TIM_CHANNEL_1))) \
15689 || \
15690 (((INSTANCE) == TIM14) && \
15691 (((CHANNEL) == TIM_CHANNEL_1))))
15692
15693 /************ TIM Instances : complementary output(s) available ***************/
15694 #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
15695 ((((INSTANCE) == TIM1) && \
15696 (((CHANNEL) == TIM_CHANNEL_1) || \
15697 ((CHANNEL) == TIM_CHANNEL_2) || \
15698 ((CHANNEL) == TIM_CHANNEL_3))) \
15699 || \
15700 (((INSTANCE) == TIM8) && \
15701 (((CHANNEL) == TIM_CHANNEL_1) || \
15702 ((CHANNEL) == TIM_CHANNEL_2) || \
15703 ((CHANNEL) == TIM_CHANNEL_3))))
15704
15705 /****************** TIM Instances : supporting counting mode selection ********/
15706 #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15707 ((INSTANCE) == TIM2) || \
15708 ((INSTANCE) == TIM3) || \
15709 ((INSTANCE) == TIM4) || \
15710 ((INSTANCE) == TIM5) || \
15711 ((INSTANCE) == TIM8))
15712
15713 /****************** TIM Instances : supporting clock division *****************/
15714 #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15715 ((INSTANCE) == TIM2) || \
15716 ((INSTANCE) == TIM3) || \
15717 ((INSTANCE) == TIM4) || \
15718 ((INSTANCE) == TIM5) || \
15719 ((INSTANCE) == TIM8) || \
15720 ((INSTANCE) == TIM9) || \
15721 ((INSTANCE) == TIM10)|| \
15722 ((INSTANCE) == TIM11)|| \
15723 ((INSTANCE) == TIM12)|| \
15724 ((INSTANCE) == TIM13)|| \
15725 ((INSTANCE) == TIM14))
15726
15727 /****************** TIM Instances : supporting commutation event generation ***/
15728 #define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \
15729 ((INSTANCE) == TIM8))
15730
15731
15732 /****************** TIM Instances : supporting OCxREF clear *******************/
15733 #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15734 ((INSTANCE) == TIM2) || \
15735 ((INSTANCE) == TIM3) || \
15736 ((INSTANCE) == TIM4) || \
15737 ((INSTANCE) == TIM5) || \
15738 ((INSTANCE) == TIM8))
15739
15740 /****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
15741 #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15742 ((INSTANCE) == TIM2) || \
15743 ((INSTANCE) == TIM3) || \
15744 ((INSTANCE) == TIM4) || \
15745 ((INSTANCE) == TIM5) || \
15746 ((INSTANCE) == TIM8) || \
15747 ((INSTANCE) == TIM9) || \
15748 ((INSTANCE) == TIM12))
15749
15750 /****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
15751 #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15752 ((INSTANCE) == TIM2) || \
15753 ((INSTANCE) == TIM3) || \
15754 ((INSTANCE) == TIM4) || \
15755 ((INSTANCE) == TIM5) || \
15756 ((INSTANCE) == TIM8))
15757
15758 /****************** TIM Instances : supporting repetition counter *************/
15759 #define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15760 ((INSTANCE) == TIM8))
15761
15762 /****************** TIM Instances : supporting encoder interface **************/
15763 #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15764 ((INSTANCE) == TIM2) || \
15765 ((INSTANCE) == TIM3) || \
15766 ((INSTANCE) == TIM4) || \
15767 ((INSTANCE) == TIM5) || \
15768 ((INSTANCE) == TIM8) || \
15769 ((INSTANCE) == TIM9) || \
15770 ((INSTANCE) == TIM12))
15771 /****************** TIM Instances : supporting Hall sensor interface **********/
15772 #define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15773 ((INSTANCE) == TIM2) || \
15774 ((INSTANCE) == TIM3) || \
15775 ((INSTANCE) == TIM4) || \
15776 ((INSTANCE) == TIM5) || \
15777 ((INSTANCE) == TIM8))
15778 /****************** TIM Instances : supporting the break function *************/
15779 #define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
15780 ((INSTANCE) == TIM8))
15781
15782 /******************** USART Instances : Synchronous mode **********************/
15783 #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
15784 ((INSTANCE) == USART2) || \
15785 ((INSTANCE) == USART3) || \
15786 ((INSTANCE) == USART6))
15787
15788 /******************** UART Instances : Half-Duplex mode **********************/
15789 #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
15790 ((INSTANCE) == USART2) || \
15791 ((INSTANCE) == USART3) || \
15792 ((INSTANCE) == UART4) || \
15793 ((INSTANCE) == UART5) || \
15794 ((INSTANCE) == USART6))
15795
15796 /* Legacy defines */
15797 #define IS_UART_INSTANCE IS_UART_HALFDUPLEX_INSTANCE
15798
15799 /****************** UART Instances : Hardware Flow control ********************/
15800 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
15801 ((INSTANCE) == USART2) || \
15802 ((INSTANCE) == USART3) || \
15803 ((INSTANCE) == USART6))
15804 /******************** UART Instances : LIN mode **********************/
15805 #define IS_UART_LIN_INSTANCE IS_UART_HALFDUPLEX_INSTANCE
15806
15807 /********************* UART Instances : Smart card mode ***********************/
15808 #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
15809 ((INSTANCE) == USART2) || \
15810 ((INSTANCE) == USART3) || \
15811 ((INSTANCE) == USART6))
15812
15813 /*********************** UART Instances : IRDA mode ***************************/
15814 #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
15815 ((INSTANCE) == USART2) || \
15816 ((INSTANCE) == USART3) || \
15817 ((INSTANCE) == UART4) || \
15818 ((INSTANCE) == UART5) || \
15819 ((INSTANCE) == USART6))
15820
15821
15822 /*********************** PCD Instances ****************************************/
15823 #define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
15824 ((INSTANCE) == USB_OTG_HS))
15825
15826 /*********************** HCD Instances ****************************************/
15827 #define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
15828 ((INSTANCE) == USB_OTG_HS))
15829
15830 /****************************** SDIO Instances ********************************/
15831 #define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)
15832
15833 /****************************** IWDG Instances ********************************/
15834 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
15835
15836 /****************************** WWDG Instances ********************************/
15837 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
15838
15839
15840 /****************************** QSPI Instances ********************************/
15841 #define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI)
15842
15843 /******************************* CEC Instances ********************************/
15844 #define IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC)
15845
15846 /***************************** FMPI2C Instances *******************************/
15847 #define IS_FMPI2C_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FMPI2C1)
15848
15849 /******************************* SPDIFRX Instances ********************************/
15850 #define IS_SPDIFRX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPDIFRX)
15851 /****************************** USB Exported Constants ************************/
15852 #define USB_OTG_FS_HOST_MAX_CHANNEL_NBR 8U
15853 #define USB_OTG_FS_MAX_IN_ENDPOINTS 5U /* Including EP0 */
15854 #define USB_OTG_FS_MAX_OUT_ENDPOINTS 5U /* Including EP0 */
15855 #define USB_OTG_FS_TOTAL_FIFO_SIZE 1280U /* in Bytes */
15856 #define USB_OTG_HS_HOST_MAX_CHANNEL_NBR 16U
15857 #define USB_OTG_HS_MAX_IN_ENDPOINTS 8U /* Including EP0 */
15858 #define USB_OTG_HS_MAX_OUT_ENDPOINTS 8U /* Including EP0 */
15859 #define USB_OTG_HS_TOTAL_FIFO_SIZE 4096U /* in Bytes */
15860
15861 /*
15862 * @brief Specific devices reset values definitions
15863 */
15864 #define RCC_PLLCFGR_RST_VALUE 0x24003010U
15865 #define RCC_PLLI2SCFGR_RST_VALUE 0x24003010U
15866 #define RCC_PLLSAICFGR_RST_VALUE 0x04003010U
15867
15868 #define RCC_MAX_FREQUENCY 180000000U /*!< Max frequency of family in Hz*/
15869 #define RCC_MAX_FREQUENCY_SCALE1 RCC_MAX_FREQUENCY /*!< Maximum frequency for system clock at power scale1, in Hz */
15870 #define RCC_MAX_FREQUENCY_SCALE2 168000000U /*!< Maximum frequency for system clock at power scale2, in Hz */
15871 #define RCC_MAX_FREQUENCY_SCALE3 120000000U /*!< Maximum frequency for system clock at power scale3, in Hz */
15872 #define RCC_PLLVCO_OUTPUT_MIN 100000000U /*!< Frequency min for PLLVCO output, in Hz */
15873 #define RCC_PLLVCO_INPUT_MIN 950000U /*!< Frequency min for PLLVCO input, in Hz */
15874 #define RCC_PLLVCO_INPUT_MAX 2100000U /*!< Frequency max for PLLVCO input, in Hz */
15875 #define RCC_PLLVCO_OUTPUT_MAX 432000000U /*!< Frequency max for PLLVCO output, in Hz */
15876
15877 #define RCC_PLLN_MIN_VALUE 50U
15878 #define RCC_PLLN_MAX_VALUE 432U
15879
15880 #define FLASH_SCALE1_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 1 */
15881 #define FLASH_SCALE1_LATENCY2_FREQ 60000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 1 */
15882 #define FLASH_SCALE1_LATENCY3_FREQ 90000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 1 */
15883 #define FLASH_SCALE1_LATENCY4_FREQ 120000000U /*!< HCLK frequency to set FLASH latency 4 in power scale 1 */
15884 #define FLASH_SCALE1_LATENCY5_FREQ 150000000U /*!< HCLK frequency to set FLASH latency 5 in power scale 1 */
15885
15886 #define FLASH_SCALE2_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 2 */
15887 #define FLASH_SCALE2_LATENCY2_FREQ 60000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 2 */
15888 #define FLASH_SCALE2_LATENCY3_FREQ 90000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 2 */
15889 #define FLASH_SCALE2_LATENCY4_FREQ 12000000U /*!< HCLK frequency to set FLASH latency 4 in power scale 2 */
15890 #define FLASH_SCALE2_LATENCY5_FREQ 150000000U /*!< HCLK frequency to set FLASH latency 5 in power scale 2 */
15891
15892 #define FLASH_SCALE3_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 3 */
15893 #define FLASH_SCALE3_LATENCY2_FREQ 60000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 3 */
15894 #define FLASH_SCALE3_LATENCY3_FREQ 90000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 3 */
15895
15896 /******************************************************************************/
15897 /* For a painless codes migration between the STM32F4xx device product */
15898 /* lines, the aliases defined below are put in place to overcome the */
15899 /* differences in the interrupt handlers and IRQn definitions. */
15900 /* No need to update developed interrupt code when moving across */
15901 /* product lines within the same STM32F4 Family */
15902 /******************************************************************************/
15903 /* Aliases for __IRQn */
15904 #define FSMC_IRQn FMC_IRQn
15905
15906 /* Aliases for __IRQHandler */
15907 #define FSMC_IRQHandler FMC_IRQHandler
15908 #define QuadSPI_IRQHandler QUADSPI_IRQHandler
15909
15910 /**
15911 * @}
15912 */
15913
15914 /**
15915 * @}
15916 */
15917
15918 /**
15919 * @}
15920 */
15921
15922 #ifdef __cplusplus
15923 }
15924 #endif /* __cplusplus */
15925
15926 #endif /* __STM32F446xx_H */
15927
15928
15929
15930 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/