Mercurial > public > ostc4

comparison Common/Drivers/STM32F4xx/Include/stm32f413xx.h @ 128:c78bcbd5deda FlipDisplay

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
Added current STM32 standandard libraries in version independend folder structure
author Ideenmodellierer
date Sun, 17 Feb 2019 21:12:22 +0100
parents
children
comparison
equal deleted inserted replaced
127:1369f8660eaa 128:c78bcbd5deda
1 /**
2 ******************************************************************************
3 * @file stm32f413xx.h
4 * @author MCD Application Team
5 * @brief CMSIS STM32F413xx Device Peripheral Access Layer Header File.
6 *
7 * This file contains:
8 * - Data structures and the address mapping for all peripherals
9 * - peripherals registers declarations and bits definition
10 * - Macros to access peripheral’s registers hardware
11 *
12 ******************************************************************************
13 * @attention
14 *
15 * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
16 *
17 * Redistribution and use in source and binary forms, with or without modification,
18 * are permitted provided that the following conditions are met:
19 * 1. Redistributions of source code must retain the above copyright notice,
20 * this list of conditions and the following disclaimer.
21 * 2. Redistributions in binary form must reproduce the above copyright notice,
22 * this list of conditions and the following disclaimer in the documentation
23 * and/or other materials provided with the distribution.
24 * 3. Neither the name of STMicroelectronics nor the names of its contributors
25 * may be used to endorse or promote products derived from this software
26 * without specific prior written permission.
27 *
28 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
29 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
30 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
31 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
32 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
33 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
34 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
35 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
36 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
37 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
38 *
39 ******************************************************************************
40 */
41
42 /** @addtogroup CMSIS_Device
43 * @{
44 */
45
46 /** @addtogroup stm32f413xx
47 * @{
48 */
49
50 #ifndef __STM32F413xx_H
51 #define __STM32F413xx_H
52
53 #ifdef __cplusplus
54 extern "C" {
55 #endif /* __cplusplus */
56
57 /** @addtogroup Configuration_section_for_CMSIS
58 * @{
59 */
60
61 /**
62 * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
63 */
64 #define __CM4_REV 0x0001U /*!< Core revision r0p1 */
65 #define __MPU_PRESENT 1U /*!< STM32F4XX provides an MPU */
66 #define __NVIC_PRIO_BITS 4U /*!< STM32F4XX uses 4 Bits for the Priority Levels */
67 #define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */
68 #define __FPU_PRESENT 1U /*!< FPU present */
69
70 /**
71 * @}
72 */
73
74 /** @addtogroup Peripheral_interrupt_number_definition
75 * @{
76 */
77
78 /**
79 * @brief STM32F4XX Interrupt Number Definition, according to the selected device
80 * in @ref Library_configuration_section
81 */
82 typedef enum
83 {
84 /****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/
85 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
86 MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
87 BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
88 UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
89 SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
90 DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
91 PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
92 SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
93 /****** STM32 specific Interrupt Numbers **********************************************************************/
94 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
95 PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
96 TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */
97 RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */
98 FLASH_IRQn = 4, /*!< FLASH global Interrupt */
99 RCC_IRQn = 5, /*!< RCC global Interrupt */
100 EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
101 EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
102 EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
103 EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
104 EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
105 DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */
106 DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */
107 DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */
108 DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */
109 DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */
110 DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */
111 DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */
112 ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */
113 CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */
114 CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */
115 CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
116 CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
117 EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
118 TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */
119 TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */
120 TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
121 TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
122 TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
123 TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
124 TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
125 I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
126 I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
127 I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
128 I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
129 SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
130 SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
131 USART1_IRQn = 37, /*!< USART1 global Interrupt */
132 USART2_IRQn = 38, /*!< USART2 global Interrupt */
133 USART3_IRQn = 39, /*!< USART3 global Interrupt */
134 EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
135 RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
136 OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */
137 TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */
138 TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */
139 TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
140 TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare global interrupt */
141 DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */
142 SDIO_IRQn = 49, /*!< SDIO global Interrupt */
143 TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
144 SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
145 UART4_IRQn = 52, /*!< UART4 global Interrupt */
146 UART5_IRQn = 53, /*!< UART5 global Interrupt */
147 TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */
148 TIM7_IRQn = 55, /*!< TIM7 global interrupt */
149 DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */
150 DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */
151 DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */
152 DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */
153 DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */
154 DFSDM1_FLT0_IRQn = 61, /*!< DFSDM1 Filter 0 global Interrupt */
155 DFSDM1_FLT1_IRQn = 62, /*!< DFSDM1 Filter 1 global Interrupt */
156 CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */
157 CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */
158 CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */
159 CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */
160 OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */
161 DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */
162 DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */
163 DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */
164 USART6_IRQn = 71, /*!< USART6 global interrupt */
165 I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */
166 I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */
167 CAN3_TX_IRQn = 74, /*!< CAN3 TX Interrupt */
168 CAN3_RX0_IRQn = 75, /*!< CAN3 RX0 Interrupt */
169 CAN3_RX1_IRQn = 76, /*!< CAN3 RX1 Interrupt */
170 CAN3_SCE_IRQn = 77, /*!< CAN3 SCE Interrupt */
171 RNG_IRQn = 80, /*!< RNG global Interrupt */
172 FPU_IRQn = 81, /*!< FPU global interrupt */
173 UART7_IRQn = 82, /*!< UART7 global interrupt */
174 UART8_IRQn = 83, /*!< UART8 global interrupt */
175 SPI4_IRQn = 84, /*!< SPI4 global Interrupt */
176 SPI5_IRQn = 85, /*!< SPI5 global Interrupt */
177 SAI1_IRQn = 87, /*!< SAI1 global Interrupt */
178 UART9_IRQn = 88, /*!< UART9 global Interrupt */
179 UART10_IRQn = 89, /*!< UART10 global Interrupt */
180 QUADSPI_IRQn = 92, /*!< QuadSPI global Interrupt */
181 FMPI2C1_EV_IRQn = 95, /*!< FMPI2C1 Event Interrupt */
182 FMPI2C1_ER_IRQn = 96, /*!< FMPI2C1 Error Interrupt */
183 LPTIM1_IRQn = 97, /*!< LP TIM1 interrupt */
184 DFSDM2_FLT0_IRQn = 98, /*!< DFSDM2 Filter 0 global Interrupt */
185 DFSDM2_FLT1_IRQn = 99, /*!< DFSDM2 Filter 1 global Interrupt */
186 DFSDM2_FLT2_IRQn = 100, /*!< DFSDM2 Filter 2 global Interrupt */
187 DFSDM2_FLT3_IRQn = 101 /*!< DFSDM2 Filter 3 global Interrupt */
188 } IRQn_Type;
189
190 /**
191 * @}
192 */
193
194 #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
195 #include "system_stm32f4xx.h"
196 #include <stdint.h>
197
198 /** @addtogroup Peripheral_registers_structures
199 * @{
200 */
201
202 /**
203 * @brief Analog to Digital Converter
204 */
205
206 typedef struct
207 {
208 __IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */
209 __IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */
210 __IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */
211 __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */
212 __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */
213 __IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
214 __IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
215 __IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
216 __IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
217 __IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */
218 __IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */
219 __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */
220 __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */
221 __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */
222 __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/
223 __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */
224 __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */
225 __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */
226 __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */
227 __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */
228 } ADC_TypeDef;
229
230 typedef struct
231 {
232 __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */
233 __IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */
234 __IO uint32_t CDR; /*!< ADC common regular data register for dual
235 AND triple modes, Address offset: ADC1 base address + 0x308 */
236 } ADC_Common_TypeDef;
237
238
239 /**
240 * @brief Controller Area Network TxMailBox
241 */
242
243 typedef struct
244 {
245 __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */
246 __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
247 __IO uint32_t TDLR; /*!< CAN mailbox data low register */
248 __IO uint32_t TDHR; /*!< CAN mailbox data high register */
249 } CAN_TxMailBox_TypeDef;
250
251 /**
252 * @brief Controller Area Network FIFOMailBox
253 */
254
255 typedef struct
256 {
257 __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */
258 __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
259 __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
260 __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
261 } CAN_FIFOMailBox_TypeDef;
262
263 /**
264 * @brief Controller Area Network FilterRegister
265 */
266
267 typedef struct
268 {
269 __IO uint32_t FR1; /*!< CAN Filter bank register 1 */
270 __IO uint32_t FR2; /*!< CAN Filter bank register 1 */
271 } CAN_FilterRegister_TypeDef;
272
273 /**
274 * @brief Controller Area Network
275 */
276
277 typedef struct
278 {
279 __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */
280 __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */
281 __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */
282 __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
283 __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
284 __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */
285 __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */
286 __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */
287 uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */
288 CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
289 CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
290 uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */
291 __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */
292 __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */
293 uint32_t RESERVED2; /*!< Reserved, 0x208 */
294 __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */
295 uint32_t RESERVED3; /*!< Reserved, 0x210 */
296 __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
297 uint32_t RESERVED4; /*!< Reserved, 0x218 */
298 __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */
299 uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */
300 CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
301 } CAN_TypeDef;
302
303 /**
304 * @brief CRC calculation unit
305 */
306
307 typedef struct
308 {
309 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
310 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
311 uint8_t RESERVED0; /*!< Reserved, 0x05 */
312 uint16_t RESERVED1; /*!< Reserved, 0x06 */
313 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
314 } CRC_TypeDef;
315
316 /**
317 * @brief DFSDM module registers
318 */
319 typedef struct
320 {
321 __IO uint32_t FLTCR1; /*!< DFSDM control register1, Address offset: 0x100 */
322 __IO uint32_t FLTCR2; /*!< DFSDM control register2, Address offset: 0x104 */
323 __IO uint32_t FLTISR; /*!< DFSDM interrupt and status register, Address offset: 0x108 */
324 __IO uint32_t FLTICR; /*!< DFSDM interrupt flag clear register, Address offset: 0x10C */
325 __IO uint32_t FLTJCHGR; /*!< DFSDM injected channel group selection register, Address offset: 0x110 */
326 __IO uint32_t FLTFCR; /*!< DFSDM filter control register, Address offset: 0x114 */
327 __IO uint32_t FLTJDATAR; /*!< DFSDM data register for injected group, Address offset: 0x118 */
328 __IO uint32_t FLTRDATAR; /*!< DFSDM data register for regular group, Address offset: 0x11C */
329 __IO uint32_t FLTAWHTR; /*!< DFSDM analog watchdog high threshold register, Address offset: 0x120 */
330 __IO uint32_t FLTAWLTR; /*!< DFSDM analog watchdog low threshold register, Address offset: 0x124 */
331 __IO uint32_t FLTAWSR; /*!< DFSDM analog watchdog status register Address offset: 0x128 */
332 __IO uint32_t FLTAWCFR; /*!< DFSDM analog watchdog clear flag register Address offset: 0x12C */
333 __IO uint32_t FLTEXMAX; /*!< DFSDM extreme detector maximum register, Address offset: 0x130 */
334 __IO uint32_t FLTEXMIN; /*!< DFSDM extreme detector minimum register Address offset: 0x134 */
335 __IO uint32_t FLTCNVTIMR; /*!< DFSDM conversion timer, Address offset: 0x138 */
336 } DFSDM_Filter_TypeDef;
337
338 /**
339 * @brief DFSDM channel configuration registers
340 */
341 typedef struct
342 {
343 __IO uint32_t CHCFGR1; /*!< DFSDM channel configuration register1, Address offset: 0x00 */
344 __IO uint32_t CHCFGR2; /*!< DFSDM channel configuration register2, Address offset: 0x04 */
345 __IO uint32_t CHAWSCDR; /*!< DFSDM channel analog watchdog and
346 short circuit detector register, Address offset: 0x08 */
347 __IO uint32_t CHWDATAR; /*!< DFSDM channel watchdog filter data register, Address offset: 0x0C */
348 __IO uint32_t CHDATINR; /*!< DFSDM channel data input register, Address offset: 0x10 */
349 } DFSDM_Channel_TypeDef;
350
351 /**
352 * @brief Digital to Analog Converter
353 */
354
355 typedef struct
356 {
357 __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */
358 __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */
359 __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
360 __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
361 __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
362 __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
363 __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */
364 __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */
365 __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */
366 __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */
367 __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */
368 __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */
369 __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */
370 __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */
371 } DAC_TypeDef;
372
373 /**
374 * @brief Debug MCU
375 */
376
377 typedef struct
378 {
379 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
380 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
381 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
382 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
383 }DBGMCU_TypeDef;
384
385
386 /**
387 * @brief DMA Controller
388 */
389
390 typedef struct
391 {
392 __IO uint32_t CR; /*!< DMA stream x configuration register */
393 __IO uint32_t NDTR; /*!< DMA stream x number of data register */
394 __IO uint32_t PAR; /*!< DMA stream x peripheral address register */
395 __IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */
396 __IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */
397 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */
398 } DMA_Stream_TypeDef;
399
400 typedef struct
401 {
402 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */
403 __IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */
404 __IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */
405 __IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
406 } DMA_TypeDef;
407
408 /**
409 * @brief External Interrupt/Event Controller
410 */
411
412 typedef struct
413 {
414 __IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */
415 __IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */
416 __IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */
417 __IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
418 __IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */
419 __IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */
420 } EXTI_TypeDef;
421
422 /**
423 * @brief FLASH Registers
424 */
425
426 typedef struct
427 {
428 __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
429 __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */
430 __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */
431 __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */
432 __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */
433 __IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */
434 __IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */
435 } FLASH_TypeDef;
436
437
438
439 /**
440 * @brief Flexible Static Memory Controller
441 */
442
443 typedef struct
444 {
445 __IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */
446 } FSMC_Bank1_TypeDef;
447
448 /**
449 * @brief Flexible Static Memory Controller Bank1E
450 */
451
452 typedef struct
453 {
454 __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
455 } FSMC_Bank1E_TypeDef;
456 /**
457 * @brief General Purpose I/O
458 */
459
460 typedef struct
461 {
462 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
463 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
464 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
465 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
466 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
467 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
468 __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */
469 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
470 __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
471 } GPIO_TypeDef;
472
473 /**
474 * @brief System configuration controller
475 */
476
477 typedef struct
478 {
479 __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */
480 __IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */
481 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
482 uint32_t RESERVED; /*!< Reserved, 0x18 */
483 __IO uint32_t CFGR2; /*!< SYSCFG Configuration register2, Address offset: 0x1C */
484 __IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */
485 uint32_t RESERVED1[2]; /*!< Reserved, 0x24-0x28 */
486 __IO uint32_t CFGR; /*!< SYSCFG Configuration register, Address offset: 0x2C */
487 __IO uint32_t MCHDLYCR; /*!< SYSCFG multi-channel delay register, Address offset: 0x30 */
488 } SYSCFG_TypeDef;
489
490 /**
491 * @brief Inter-integrated Circuit Interface
492 */
493
494 typedef struct
495 {
496 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
497 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
498 __IO uint32_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */
499 __IO uint32_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */
500 __IO uint32_t DR; /*!< I2C Data register, Address offset: 0x10 */
501 __IO uint32_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */
502 __IO uint32_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */
503 __IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */
504 __IO uint32_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */
505 __IO uint32_t FLTR; /*!< I2C FLTR register, Address offset: 0x24 */
506 } I2C_TypeDef;
507
508 /**
509 * @brief Inter-integrated Circuit Interface
510 */
511
512 typedef struct
513 {
514 __IO uint32_t CR1; /*!< FMPI2C Control register 1, Address offset: 0x00 */
515 __IO uint32_t CR2; /*!< FMPI2C Control register 2, Address offset: 0x04 */
516 __IO uint32_t OAR1; /*!< FMPI2C Own address 1 register, Address offset: 0x08 */
517 __IO uint32_t OAR2; /*!< FMPI2C Own address 2 register, Address offset: 0x0C */
518 __IO uint32_t TIMINGR; /*!< FMPI2C Timing register, Address offset: 0x10 */
519 __IO uint32_t TIMEOUTR; /*!< FMPI2C Timeout register, Address offset: 0x14 */
520 __IO uint32_t ISR; /*!< FMPI2C Interrupt and status register, Address offset: 0x18 */
521 __IO uint32_t ICR; /*!< FMPI2C Interrupt clear register, Address offset: 0x1C */
522 __IO uint32_t PECR; /*!< FMPI2C PEC register, Address offset: 0x20 */
523 __IO uint32_t RXDR; /*!< FMPI2C Receive data register, Address offset: 0x24 */
524 __IO uint32_t TXDR; /*!< FMPI2C Transmit data register, Address offset: 0x28 */
525 } FMPI2C_TypeDef;
526
527 /**
528 * @brief Independent WATCHDOG
529 */
530
531 typedef struct
532 {
533 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
534 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
535 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
536 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
537 } IWDG_TypeDef;
538
539
540 /**
541 * @brief Power Control
542 */
543
544 typedef struct
545 {
546 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
547 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
548 } PWR_TypeDef;
549
550 /**
551 * @brief Reset and Clock Control
552 */
553
554 typedef struct
555 {
556 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
557 __IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */
558 __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */
559 __IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */
560 __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */
561 __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */
562 __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */
563 uint32_t RESERVED0; /*!< Reserved, 0x1C */
564 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */
565 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */
566 uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */
567 __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */
568 __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */
569 __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */
570 uint32_t RESERVED2; /*!< Reserved, 0x3C */
571 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */
572 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */
573 uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */
574 __IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
575 __IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
576 __IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
577 uint32_t RESERVED4; /*!< Reserved, 0x5C */
578 __IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
579 __IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
580 uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */
581 __IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */
582 __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */
583 uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */
584 __IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */
585 __IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */
586 uint32_t RESERVED7; /*!< Reserved, 0x84 */
587 __IO uint32_t DCKCFGR; /*!< RCC Dedicated Clocks configuration register, Address offset: 0x8C */
588 __IO uint32_t CKGATENR; /*!< RCC Clocks Gated ENable Register, Address offset: 0x90 */
589 __IO uint32_t DCKCFGR2; /*!< RCC Dedicated Clocks configuration register 2, Address offset: 0x94 */
590 } RCC_TypeDef;
591
592 /**
593 * @brief Real-Time Clock
594 */
595
596 typedef struct
597 {
598 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
599 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
600 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
601 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
602 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
603 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
604 __IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */
605 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
606 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
607 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
608 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
609 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
610 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
611 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
612 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
613 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
614 __IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
615 __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */
616 __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */
617 uint32_t RESERVED7; /*!< Reserved, 0x4C */
618 __IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */
619 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
620 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
621 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
622 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
623 __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
624 __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
625 __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
626 __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
627 __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
628 __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
629 __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
630 __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
631 __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
632 __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
633 __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
634 __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */
635 __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */
636 __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */
637 __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */
638 } RTC_TypeDef;
639
640 /**
641 * @brief Serial Audio Interface
642 */
643
644 typedef struct
645 {
646 __IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */
647 } SAI_TypeDef;
648
649 typedef struct
650 {
651 __IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */
652 __IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */
653 __IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */
654 __IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */
655 __IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */
656 __IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */
657 __IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */
658 __IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */
659 } SAI_Block_TypeDef;
660
661 /**
662 * @brief SD host Interface
663 */
664
665 typedef struct
666 {
667 __IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */
668 __IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */
669 __IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */
670 __IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */
671 __IO const uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */
672 __IO const uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */
673 __IO const uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */
674 __IO const uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */
675 __IO const uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */
676 __IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */
677 __IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */
678 __IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */
679 __IO const uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */
680 __IO const uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */
681 __IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */
682 __IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */
683 uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */
684 __IO const uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */
685 uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */
686 __IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */
687 } SDIO_TypeDef;
688
689 /**
690 * @brief Serial Peripheral Interface
691 */
692
693 typedef struct
694 {
695 __IO uint32_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */
696 __IO uint32_t CR2; /*!< SPI control register 2, Address offset: 0x04 */
697 __IO uint32_t SR; /*!< SPI status register, Address offset: 0x08 */
698 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
699 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
700 __IO uint32_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */
701 __IO uint32_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */
702 __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
703 __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
704 } SPI_TypeDef;
705
706 /**
707 * @brief QUAD Serial Peripheral Interface
708 */
709
710 typedef struct
711 {
712 __IO uint32_t CR; /*!< QUADSPI Control register, Address offset: 0x00 */
713 __IO uint32_t DCR; /*!< QUADSPI Device Configuration register, Address offset: 0x04 */
714 __IO uint32_t SR; /*!< QUADSPI Status register, Address offset: 0x08 */
715 __IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0x0C */
716 __IO uint32_t DLR; /*!< QUADSPI Data Length register, Address offset: 0x10 */
717 __IO uint32_t CCR; /*!< QUADSPI Communication Configuration register, Address offset: 0x14 */
718 __IO uint32_t AR; /*!< QUADSPI Address register, Address offset: 0x18 */
719 __IO uint32_t ABR; /*!< QUADSPI Alternate Bytes register, Address offset: 0x1C */
720 __IO uint32_t DR; /*!< QUADSPI Data register, Address offset: 0x20 */
721 __IO uint32_t PSMKR; /*!< QUADSPI Polling Status Mask register, Address offset: 0x24 */
722 __IO uint32_t PSMAR; /*!< QUADSPI Polling Status Match register, Address offset: 0x28 */
723 __IO uint32_t PIR; /*!< QUADSPI Polling Interval register, Address offset: 0x2C */
724 __IO uint32_t LPTR; /*!< QUADSPI Low Power Timeout register, Address offset: 0x30 */
725 } QUADSPI_TypeDef;
726
727 /**
728 * @brief TIM
729 */
730
731 typedef struct
732 {
733 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
734 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
735 __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
736 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
737 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
738 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
739 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
740 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
741 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
742 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
743 __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
744 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
745 __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
746 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
747 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
748 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
749 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
750 __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
751 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
752 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
753 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
754 } TIM_TypeDef;
755
756 /**
757 * @brief Universal Synchronous Asynchronous Receiver Transmitter
758 */
759
760 typedef struct
761 {
762 __IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */
763 __IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */
764 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */
765 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */
766 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */
767 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */
768 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
769 } USART_TypeDef;
770
771 /**
772 * @brief Window WATCHDOG
773 */
774
775 typedef struct
776 {
777 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
778 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
779 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
780 } WWDG_TypeDef;
781
782 /**
783 * @brief RNG
784 */
785
786 typedef struct
787 {
788 __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */
789 __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */
790 __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */
791 } RNG_TypeDef;
792
793 /**
794 * @brief USB_OTG_Core_Registers
795 */
796 typedef struct
797 {
798 __IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register 000h */
799 __IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register 004h */
800 __IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register 008h */
801 __IO uint32_t GUSBCFG; /*!< Core USB Configuration Register 00Ch */
802 __IO uint32_t GRSTCTL; /*!< Core Reset Register 010h */
803 __IO uint32_t GINTSTS; /*!< Core Interrupt Register 014h */
804 __IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register 018h */
805 __IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register 01Ch */
806 __IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register 020h */
807 __IO uint32_t GRXFSIZ; /*!< Receive FIFO Size Register 024h */
808 __IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register 028h */
809 __IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg 02Ch */
810 uint32_t Reserved30[2]; /*!< Reserved 030h */
811 __IO uint32_t GCCFG; /*!< General Purpose IO Register 038h */
812 __IO uint32_t CID; /*!< User ID Register 03Ch */
813 uint32_t Reserved5[3]; /*!< Reserved 040h-048h */
814 __IO uint32_t GHWCFG3; /*!< User HW config3 04Ch */
815 uint32_t Reserved6; /*!< Reserved 050h */
816 __IO uint32_t GLPMCFG; /*!< LPM Register 054h */
817 uint32_t Reserved; /*!< Reserved 058h */
818 __IO uint32_t GDFIFOCFG; /*!< DFIFO Software Config Register 05Ch */
819 uint32_t Reserved43[40]; /*!< Reserved 058h-0FFh */
820 __IO uint32_t HPTXFSIZ; /*!< Host Periodic Tx FIFO Size Reg 100h */
821 __IO uint32_t DIEPTXF[0x0F]; /*!< dev Periodic Transmit FIFO */
822 } USB_OTG_GlobalTypeDef;
823
824 /**
825 * @brief USB_OTG_device_Registers
826 */
827 typedef struct
828 {
829 __IO uint32_t DCFG; /*!< dev Configuration Register 800h */
830 __IO uint32_t DCTL; /*!< dev Control Register 804h */
831 __IO uint32_t DSTS; /*!< dev Status Register (RO) 808h */
832 uint32_t Reserved0C; /*!< Reserved 80Ch */
833 __IO uint32_t DIEPMSK; /*!< dev IN Endpoint Mask 810h */
834 __IO uint32_t DOEPMSK; /*!< dev OUT Endpoint Mask 814h */
835 __IO uint32_t DAINT; /*!< dev All Endpoints Itr Reg 818h */
836 __IO uint32_t DAINTMSK; /*!< dev All Endpoints Itr Mask 81Ch */
837 uint32_t Reserved20; /*!< Reserved 820h */
838 uint32_t Reserved9; /*!< Reserved 824h */
839 __IO uint32_t DVBUSDIS; /*!< dev VBUS discharge Register 828h */
840 __IO uint32_t DVBUSPULSE; /*!< dev VBUS Pulse Register 82Ch */
841 __IO uint32_t DTHRCTL; /*!< dev threshold 830h */
842 __IO uint32_t DIEPEMPMSK; /*!< dev empty msk 834h */
843 __IO uint32_t DEACHINT; /*!< dedicated EP interrupt 838h */
844 __IO uint32_t DEACHMSK; /*!< dedicated EP msk 83Ch */
845 uint32_t Reserved40; /*!< dedicated EP mask 840h */
846 __IO uint32_t DINEP1MSK; /*!< dedicated EP mask 844h */
847 uint32_t Reserved44[15]; /*!< Reserved 844-87Ch */
848 __IO uint32_t DOUTEP1MSK; /*!< dedicated EP msk 884h */
849 } USB_OTG_DeviceTypeDef;
850
851 /**
852 * @brief USB_OTG_IN_Endpoint-Specific_Register
853 */
854 typedef struct
855 {
856 __IO uint32_t DIEPCTL; /*!< dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h */
857 uint32_t Reserved04; /*!< Reserved 900h + (ep_num * 20h) + 04h */
858 __IO uint32_t DIEPINT; /*!< dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h */
859 uint32_t Reserved0C; /*!< Reserved 900h + (ep_num * 20h) + 0Ch */
860 __IO uint32_t DIEPTSIZ; /*!< IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h */
861 __IO uint32_t DIEPDMA; /*!< IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h */
862 __IO uint32_t DTXFSTS; /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */
863 uint32_t Reserved18; /*!< Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */
864 } USB_OTG_INEndpointTypeDef;
865
866 /**
867 * @brief USB_OTG_OUT_Endpoint-Specific_Registers
868 */
869 typedef struct
870 {
871 __IO uint32_t DOEPCTL; /*!< dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h */
872 uint32_t Reserved04; /*!< Reserved B00h + (ep_num * 20h) + 04h */
873 __IO uint32_t DOEPINT; /*!< dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h */
874 uint32_t Reserved0C; /*!< Reserved B00h + (ep_num * 20h) + 0Ch */
875 __IO uint32_t DOEPTSIZ; /*!< dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h */
876 __IO uint32_t DOEPDMA; /*!< dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h */
877 uint32_t Reserved18[2]; /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */
878 } USB_OTG_OUTEndpointTypeDef;
879
880 /**
881 * @brief USB_OTG_Host_Mode_Register_Structures
882 */
883 typedef struct
884 {
885 __IO uint32_t HCFG; /*!< Host Configuration Register 400h */
886 __IO uint32_t HFIR; /*!< Host Frame Interval Register 404h */
887 __IO uint32_t HFNUM; /*!< Host Frame Nbr/Frame Remaining 408h */
888 uint32_t Reserved40C; /*!< Reserved 40Ch */
889 __IO uint32_t HPTXSTS; /*!< Host Periodic Tx FIFO/ Queue Status 410h */
890 __IO uint32_t HAINT; /*!< Host All Channels Interrupt Register 414h */
891 __IO uint32_t HAINTMSK; /*!< Host All Channels Interrupt Mask 418h */
892 } USB_OTG_HostTypeDef;
893
894 /**
895 * @brief USB_OTG_Host_Channel_Specific_Registers
896 */
897 typedef struct
898 {
899 __IO uint32_t HCCHAR; /*!< Host Channel Characteristics Register 500h */
900 __IO uint32_t HCSPLT; /*!< Host Channel Split Control Register 504h */
901 __IO uint32_t HCINT; /*!< Host Channel Interrupt Register 508h */
902 __IO uint32_t HCINTMSK; /*!< Host Channel Interrupt Mask Register 50Ch */
903 __IO uint32_t HCTSIZ; /*!< Host Channel Transfer Size Register 510h */
904 __IO uint32_t HCDMA; /*!< Host Channel DMA Address Register 514h */
905 uint32_t Reserved[2]; /*!< Reserved */
906 } USB_OTG_HostChannelTypeDef;
907
908 /**
909 * @brief LPTIMER
910 */
911 typedef struct
912 {
913 __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */
914 __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */
915 __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */
916 __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */
917 __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */
918 __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */
919 __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */
920 __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */
921 __IO uint32_t OR; /*!< LPTIM Option register, Address offset: 0x20 */
922 } LPTIM_TypeDef;
923
924 /**
925 * @}
926 */
927
928 /** @addtogroup Peripheral_memory_map
929 * @{
930 */
931 #define FLASH_BASE 0x08000000U /*!< FLASH (up to 1.5 MB) base address in the alias region */
932 #define SRAM1_BASE 0x20000000U /*!< SRAM1(256 KB) base address in the alias region */
933 #define SRAM2_BASE 0x20040000U /*!< SRAM2(64 KB) base address in the alias region */
934 #define PERIPH_BASE 0x40000000U /*!< Peripheral base address in the alias region */
935 #define FSMC_R_BASE 0xA0000000U /*!< FSMC registers base address */
936 #define QSPI_R_BASE 0xA0001000U /*!< QuadSPI registers base address */
937 #define SRAM1_BB_BASE 0x22000000U /*!< SRAM1(256 KB) base address in the bit-band region */
938 #define SRAM2_BB_BASE 0x22800000U /*!< SRAM2(64 KB) base address in the bit-band region */
939 #define PERIPH_BB_BASE 0x42000000U /*!< Peripheral base address in the bit-band region */
940 #define FLASH_END 0x0817FFFFU /*!< FLASH end address */
941 #define FLASH_OTP_BASE 0x1FFF7800U /*!< Base address of : (up to 528 Bytes) embedded FLASH OTP Area */
942 #define FLASH_OTP_END 0x1FFF7A0FU /*!< End address of : (up to 528 Bytes) embedded FLASH OTP Area */
943
944 /* Legacy defines */
945 #define SRAM_BASE SRAM1_BASE
946 #define SRAM_BB_BASE SRAM1_BB_BASE
947
948 /*!< Peripheral memory map */
949 #define APB1PERIPH_BASE PERIPH_BASE
950 #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000U)
951 #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000U)
952 #define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000U)
953
954 /*!< APB1 peripherals */
955 #define TIM2_BASE (APB1PERIPH_BASE + 0x0000U)
956 #define TIM3_BASE (APB1PERIPH_BASE + 0x0400U)
957 #define TIM4_BASE (APB1PERIPH_BASE + 0x0800U)
958 #define TIM5_BASE (APB1PERIPH_BASE + 0x0C00U)
959 #define TIM6_BASE (APB1PERIPH_BASE + 0x1000U)
960 #define TIM7_BASE (APB1PERIPH_BASE + 0x1400U)
961 #define TIM12_BASE (APB1PERIPH_BASE + 0x1800U)
962 #define TIM13_BASE (APB1PERIPH_BASE + 0x1C00U)
963 #define TIM14_BASE (APB1PERIPH_BASE + 0x2000U)
964 #define LPTIM1_BASE (APB1PERIPH_BASE + 0x2400U)
965 #define RTC_BASE (APB1PERIPH_BASE + 0x2800U)
966 #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00U)
967 #define IWDG_BASE (APB1PERIPH_BASE + 0x3000U)
968 #define I2S2ext_BASE (APB1PERIPH_BASE + 0x3400U)
969 #define SPI2_BASE (APB1PERIPH_BASE + 0x3800U)
970 #define SPI3_BASE (APB1PERIPH_BASE + 0x3C00U)
971 #define I2S3ext_BASE (APB1PERIPH_BASE + 0x4000U)
972 #define USART2_BASE (APB1PERIPH_BASE + 0x4400U)
973 #define USART3_BASE (APB1PERIPH_BASE + 0x4800U)
974 #define UART4_BASE (APB1PERIPH_BASE + 0x4C00U)
975 #define UART5_BASE (APB1PERIPH_BASE + 0x5000U)
976 #define I2C1_BASE (APB1PERIPH_BASE + 0x5400U)
977 #define I2C2_BASE (APB1PERIPH_BASE + 0x5800U)
978 #define I2C3_BASE (APB1PERIPH_BASE + 0x5C00U)
979 #define FMPI2C1_BASE (APB1PERIPH_BASE + 0x6000U)
980 #define CAN1_BASE (APB1PERIPH_BASE + 0x6400U)
981 #define CAN2_BASE (APB1PERIPH_BASE + 0x6800U)
982 #define CAN3_BASE (APB1PERIPH_BASE + 0x6C00U)
983 #define PWR_BASE (APB1PERIPH_BASE + 0x7000U)
984 #define DAC_BASE (APB1PERIPH_BASE + 0x7400U)
985 #define UART7_BASE (APB1PERIPH_BASE + 0x7800U)
986 #define UART8_BASE (APB1PERIPH_BASE + 0x7C00U)
987
988 /*!< APB2 peripherals */
989 #define TIM1_BASE (APB2PERIPH_BASE + 0x0000U)
990 #define TIM8_BASE (APB2PERIPH_BASE + 0x0400U)
991 #define USART1_BASE (APB2PERIPH_BASE + 0x1000U)
992 #define USART6_BASE (APB2PERIPH_BASE + 0x1400U)
993 #define UART9_BASE (APB2PERIPH_BASE + 0x1800U)
994 #define UART10_BASE (APB2PERIPH_BASE + 0x1C00U)
995 #define ADC1_BASE (APB2PERIPH_BASE + 0x2000U)
996 #define ADC1_COMMON_BASE (APB2PERIPH_BASE + 0x2300U)
997 /* Legacy define */
998 #define ADC_BASE ADC1_COMMON_BASE
999 #define SDIO_BASE (APB2PERIPH_BASE + 0x2C00U)
1000 #define SPI1_BASE (APB2PERIPH_BASE + 0x3000U)
1001 #define SPI4_BASE (APB2PERIPH_BASE + 0x3400U)
1002 #define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800U)
1003 #define EXTI_BASE (APB2PERIPH_BASE + 0x3C00U)
1004 #define TIM9_BASE (APB2PERIPH_BASE + 0x4000U)
1005 #define TIM10_BASE (APB2PERIPH_BASE + 0x4400U)
1006 #define TIM11_BASE (APB2PERIPH_BASE + 0x4800U)
1007 #define SPI5_BASE (APB2PERIPH_BASE + 0x5000U)
1008 #define DFSDM1_BASE (APB2PERIPH_BASE + 0x6000U)
1009 #define DFSDM2_BASE (APB2PERIPH_BASE + 0x6400U)
1010 #define DFSDM1_Channel0_BASE (DFSDM1_BASE + 0x00U)
1011 #define DFSDM1_Channel1_BASE (DFSDM1_BASE + 0x20U)
1012 #define DFSDM1_Channel2_BASE (DFSDM1_BASE + 0x40U)
1013 #define DFSDM1_Channel3_BASE (DFSDM1_BASE + 0x60U)
1014 #define DFSDM1_Filter0_BASE (DFSDM1_BASE + 0x100U)
1015 #define DFSDM1_Filter1_BASE (DFSDM1_BASE + 0x180U)
1016 #define DFSDM2_Channel0_BASE (DFSDM2_BASE + 0x00U)
1017 #define DFSDM2_Channel1_BASE (DFSDM2_BASE + 0x20U)
1018 #define DFSDM2_Channel2_BASE (DFSDM2_BASE + 0x40U)
1019 #define DFSDM2_Channel3_BASE (DFSDM2_BASE + 0x60U)
1020 #define DFSDM2_Channel4_BASE (DFSDM2_BASE + 0x80U)
1021 #define DFSDM2_Channel5_BASE (DFSDM2_BASE + 0xA0U)
1022 #define DFSDM2_Channel6_BASE (DFSDM2_BASE + 0xC0U)
1023 #define DFSDM2_Channel7_BASE (DFSDM2_BASE + 0xE0U)
1024 #define DFSDM2_Filter0_BASE (DFSDM2_BASE + 0x100U)
1025 #define DFSDM2_Filter1_BASE (DFSDM2_BASE + 0x180U)
1026 #define DFSDM2_Filter2_BASE (DFSDM2_BASE + 0x200U)
1027 #define DFSDM2_Filter3_BASE (DFSDM2_BASE + 0x280U)
1028 #define SAI1_BASE (APB2PERIPH_BASE + 0x5800U)
1029 #define SAI1_Block_A_BASE (SAI1_BASE + 0x004U)
1030 #define SAI1_Block_B_BASE (SAI1_BASE + 0x024U)
1031
1032 /*!< AHB1 peripherals */
1033 #define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000U)
1034 #define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400U)
1035 #define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800U)
1036 #define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00U)
1037 #define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000U)
1038 #define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400U)
1039 #define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800U)
1040 #define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00U)
1041 #define CRC_BASE (AHB1PERIPH_BASE + 0x3000U)
1042 #define RCC_BASE (AHB1PERIPH_BASE + 0x3800U)
1043 #define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00U)
1044 #define DMA1_BASE (AHB1PERIPH_BASE + 0x6000U)
1045 #define DMA1_Stream0_BASE (DMA1_BASE + 0x010U)
1046 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028U)
1047 #define DMA1_Stream2_BASE (DMA1_BASE + 0x040U)
1048 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058U)
1049 #define DMA1_Stream4_BASE (DMA1_BASE + 0x070U)
1050 #define DMA1_Stream5_BASE (DMA1_BASE + 0x088U)
1051 #define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0U)
1052 #define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8U)
1053 #define DMA2_BASE (AHB1PERIPH_BASE + 0x6400U)
1054 #define DMA2_Stream0_BASE (DMA2_BASE + 0x010U)
1055 #define DMA2_Stream1_BASE (DMA2_BASE + 0x028U)
1056 #define DMA2_Stream2_BASE (DMA2_BASE + 0x040U)
1057 #define DMA2_Stream3_BASE (DMA2_BASE + 0x058U)
1058 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070U)
1059 #define DMA2_Stream5_BASE (DMA2_BASE + 0x088U)
1060 #define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0U)
1061 #define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8U)
1062
1063 /*!< AHB2 peripherals */
1064 #define RNG_BASE (AHB2PERIPH_BASE + 0x60800U)
1065
1066
1067 /*!< FSMC Bankx registers base address */
1068 #define FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000U)
1069 #define FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104U)
1070
1071 /*!< Debug MCU registers base address */
1072 #define DBGMCU_BASE 0xE0042000U
1073 /*!< USB registers base address */
1074 #define USB_OTG_FS_PERIPH_BASE 0x50000000U
1075
1076 #define USB_OTG_GLOBAL_BASE 0x000U
1077 #define USB_OTG_DEVICE_BASE 0x800U
1078 #define USB_OTG_IN_ENDPOINT_BASE 0x900U
1079 #define USB_OTG_OUT_ENDPOINT_BASE 0xB00U
1080 #define USB_OTG_EP_REG_SIZE 0x20U
1081 #define USB_OTG_HOST_BASE 0x400U
1082 #define USB_OTG_HOST_PORT_BASE 0x440U
1083 #define USB_OTG_HOST_CHANNEL_BASE 0x500U
1084 #define USB_OTG_HOST_CHANNEL_SIZE 0x20U
1085 #define USB_OTG_PCGCCTL_BASE 0xE00U
1086 #define USB_OTG_FIFO_BASE 0x1000U
1087 #define USB_OTG_FIFO_SIZE 0x1000U
1088
1089 #define UID_BASE 0x1FFF7A10U /*!< Unique device ID register base address */
1090 #define FLASHSIZE_BASE 0x1FFF7A22U /*!< FLASH Size register base address */
1091 #define PACKAGE_BASE 0x1FFF7BF0U /*!< Package size register base address */
1092 /**
1093 * @}
1094 */
1095
1096 /** @addtogroup Peripheral_declaration
1097 * @{
1098 */
1099 #define TIM2 ((TIM_TypeDef *) TIM2_BASE)
1100 #define TIM3 ((TIM_TypeDef *) TIM3_BASE)
1101 #define TIM4 ((TIM_TypeDef *) TIM4_BASE)
1102 #define TIM5 ((TIM_TypeDef *) TIM5_BASE)
1103 #define TIM6 ((TIM_TypeDef *) TIM6_BASE)
1104 #define TIM7 ((TIM_TypeDef *) TIM7_BASE)
1105 #define TIM12 ((TIM_TypeDef *) TIM12_BASE)
1106 #define TIM13 ((TIM_TypeDef *) TIM13_BASE)
1107 #define TIM14 ((TIM_TypeDef *) TIM14_BASE)
1108 #define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE)
1109 #define RTC ((RTC_TypeDef *) RTC_BASE)
1110 #define WWDG ((WWDG_TypeDef *) WWDG_BASE)
1111 #define IWDG ((IWDG_TypeDef *) IWDG_BASE)
1112 #define I2S2ext ((SPI_TypeDef *) I2S2ext_BASE)
1113 #define SPI2 ((SPI_TypeDef *) SPI2_BASE)
1114 #define SPI3 ((SPI_TypeDef *) SPI3_BASE)
1115 #define I2S3ext ((SPI_TypeDef *) I2S3ext_BASE)
1116 #define USART2 ((USART_TypeDef *) USART2_BASE)
1117 #define USART3 ((USART_TypeDef *) USART3_BASE)
1118 #define UART4 ((USART_TypeDef *) UART4_BASE)
1119 #define UART5 ((USART_TypeDef *) UART5_BASE)
1120 #define I2C1 ((I2C_TypeDef *) I2C1_BASE)
1121 #define I2C2 ((I2C_TypeDef *) I2C2_BASE)
1122 #define I2C3 ((I2C_TypeDef *) I2C3_BASE)
1123 #define FMPI2C1 ((FMPI2C_TypeDef *) FMPI2C1_BASE)
1124 #define CAN1 ((CAN_TypeDef *) CAN1_BASE)
1125 #define CAN2 ((CAN_TypeDef *) CAN2_BASE)
1126 #define CAN3 ((CAN_TypeDef *) CAN3_BASE)
1127 #define PWR ((PWR_TypeDef *) PWR_BASE)
1128 #define DAC1 ((DAC_TypeDef *) DAC_BASE)
1129 #define DAC ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */
1130 #define UART7 ((USART_TypeDef *) UART7_BASE)
1131 #define UART8 ((USART_TypeDef *) UART8_BASE)
1132 #define TIM1 ((TIM_TypeDef *) TIM1_BASE)
1133 #define TIM8 ((TIM_TypeDef *) TIM8_BASE)
1134 #define USART1 ((USART_TypeDef *) USART1_BASE)
1135 #define USART6 ((USART_TypeDef *) USART6_BASE)
1136 #define UART9 ((USART_TypeDef *) UART9_BASE)
1137 #define UART10 ((USART_TypeDef *) UART10_BASE)
1138 #define ADC1 ((ADC_TypeDef *) ADC1_BASE)
1139 #define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
1140 /* Legacy define */
1141 #define ADC ADC1_COMMON
1142 #define SDIO ((SDIO_TypeDef *) SDIO_BASE)
1143 #define SPI1 ((SPI_TypeDef *) SPI1_BASE)
1144 #define SPI4 ((SPI_TypeDef *) SPI4_BASE)
1145 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
1146 #define EXTI ((EXTI_TypeDef *) EXTI_BASE)
1147 #define TIM9 ((TIM_TypeDef *) TIM9_BASE)
1148 #define TIM10 ((TIM_TypeDef *) TIM10_BASE)
1149 #define TIM11 ((TIM_TypeDef *) TIM11_BASE)
1150 #define SPI5 ((SPI_TypeDef *) SPI5_BASE)
1151 #define DFSDM1_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE)
1152 #define DFSDM1_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE)
1153 #define DFSDM1_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE)
1154 #define DFSDM1_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE)
1155 #define DFSDM1_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE)
1156 #define DFSDM1_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE)
1157 #define DFSDM2_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM2_Channel0_BASE)
1158 #define DFSDM2_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM2_Channel1_BASE)
1159 #define DFSDM2_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM2_Channel2_BASE)
1160 #define DFSDM2_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM2_Channel3_BASE)
1161 #define DFSDM2_Channel4 ((DFSDM_Channel_TypeDef *) DFSDM2_Channel4_BASE)
1162 #define DFSDM2_Channel5 ((DFSDM_Channel_TypeDef *) DFSDM2_Channel5_BASE)
1163 #define DFSDM2_Channel6 ((DFSDM_Channel_TypeDef *) DFSDM2_Channel6_BASE)
1164 #define DFSDM2_Channel7 ((DFSDM_Channel_TypeDef *) DFSDM2_Channel7_BASE)
1165 #define DFSDM2_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM2_Filter0_BASE)
1166 #define DFSDM2_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM2_Filter1_BASE)
1167 #define DFSDM2_Filter2 ((DFSDM_Filter_TypeDef *) DFSDM2_Filter2_BASE)
1168 #define DFSDM2_Filter3 ((DFSDM_Filter_TypeDef *) DFSDM2_Filter3_BASE)
1169 #define SAI1 ((SAI_TypeDef *) SAI1_BASE)
1170 #define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)
1171 #define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)
1172 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
1173 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
1174 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
1175 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
1176 #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
1177 #define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
1178 #define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
1179 #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
1180 #define CRC ((CRC_TypeDef *) CRC_BASE)
1181 #define RCC ((RCC_TypeDef *) RCC_BASE)
1182 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
1183 #define DMA1 ((DMA_TypeDef *) DMA1_BASE)
1184 #define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
1185 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
1186 #define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
1187 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
1188 #define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
1189 #define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
1190 #define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
1191 #define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
1192 #define DMA2 ((DMA_TypeDef *) DMA2_BASE)
1193 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
1194 #define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
1195 #define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
1196 #define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
1197 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
1198 #define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
1199 #define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
1200 #define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
1201 #define RNG ((RNG_TypeDef *) RNG_BASE)
1202 #define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
1203 #define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
1204 #define QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE)
1205 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
1206 #define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
1207
1208 /**
1209 * @}
1210 */
1211
1212 /** @addtogroup Exported_constants
1213 * @{
1214 */
1215
1216 /** @addtogroup Peripheral_Registers_Bits_Definition
1217 * @{
1218 */
1219
1220 /******************************************************************************/
1221 /* Peripheral Registers_Bits_Definition */
1222 /******************************************************************************/
1223
1224 /******************************************************************************/
1225 /* */
1226 /* Analog to Digital Converter */
1227 /* */
1228 /******************************************************************************/
1229
1230 /******************** Bit definition for ADC_SR register ********************/
1231 #define ADC_SR_AWD_Pos (0U)
1232 #define ADC_SR_AWD_Msk (0x1U << ADC_SR_AWD_Pos) /*!< 0x00000001 */
1233 #define ADC_SR_AWD ADC_SR_AWD_Msk /*!<Analog watchdog flag */
1234 #define ADC_SR_EOC_Pos (1U)
1235 #define ADC_SR_EOC_Msk (0x1U << ADC_SR_EOC_Pos) /*!< 0x00000002 */
1236 #define ADC_SR_EOC ADC_SR_EOC_Msk /*!<End of conversion */
1237 #define ADC_SR_JEOC_Pos (2U)
1238 #define ADC_SR_JEOC_Msk (0x1U << ADC_SR_JEOC_Pos) /*!< 0x00000004 */
1239 #define ADC_SR_JEOC ADC_SR_JEOC_Msk /*!<Injected channel end of conversion */
1240 #define ADC_SR_JSTRT_Pos (3U)
1241 #define ADC_SR_JSTRT_Msk (0x1U << ADC_SR_JSTRT_Pos) /*!< 0x00000008 */
1242 #define ADC_SR_JSTRT ADC_SR_JSTRT_Msk /*!<Injected channel Start flag */
1243 #define ADC_SR_STRT_Pos (4U)
1244 #define ADC_SR_STRT_Msk (0x1U << ADC_SR_STRT_Pos) /*!< 0x00000010 */
1245 #define ADC_SR_STRT ADC_SR_STRT_Msk /*!<Regular channel Start flag */
1246 #define ADC_SR_OVR_Pos (5U)
1247 #define ADC_SR_OVR_Msk (0x1U << ADC_SR_OVR_Pos) /*!< 0x00000020 */
1248 #define ADC_SR_OVR ADC_SR_OVR_Msk /*!<Overrun flag */
1249
1250 /******************* Bit definition for ADC_CR1 register ********************/
1251 #define ADC_CR1_AWDCH_Pos (0U)
1252 #define ADC_CR1_AWDCH_Msk (0x1FU << ADC_CR1_AWDCH_Pos) /*!< 0x0000001F */
1253 #define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
1254 #define ADC_CR1_AWDCH_0 (0x01U << ADC_CR1_AWDCH_Pos) /*!< 0x00000001 */
1255 #define ADC_CR1_AWDCH_1 (0x02U << ADC_CR1_AWDCH_Pos) /*!< 0x00000002 */
1256 #define ADC_CR1_AWDCH_2 (0x04U << ADC_CR1_AWDCH_Pos) /*!< 0x00000004 */
1257 #define ADC_CR1_AWDCH_3 (0x08U << ADC_CR1_AWDCH_Pos) /*!< 0x00000008 */
1258 #define ADC_CR1_AWDCH_4 (0x10U << ADC_CR1_AWDCH_Pos) /*!< 0x00000010 */
1259 #define ADC_CR1_EOCIE_Pos (5U)
1260 #define ADC_CR1_EOCIE_Msk (0x1U << ADC_CR1_EOCIE_Pos) /*!< 0x00000020 */
1261 #define ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk /*!<Interrupt enable for EOC */
1262 #define ADC_CR1_AWDIE_Pos (6U)
1263 #define ADC_CR1_AWDIE_Msk (0x1U << ADC_CR1_AWDIE_Pos) /*!< 0x00000040 */
1264 #define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk /*!<AAnalog Watchdog interrupt enable */
1265 #define ADC_CR1_JEOCIE_Pos (7U)
1266 #define ADC_CR1_JEOCIE_Msk (0x1U << ADC_CR1_JEOCIE_Pos) /*!< 0x00000080 */
1267 #define ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk /*!<Interrupt enable for injected channels */
1268 #define ADC_CR1_SCAN_Pos (8U)
1269 #define ADC_CR1_SCAN_Msk (0x1U << ADC_CR1_SCAN_Pos) /*!< 0x00000100 */
1270 #define ADC_CR1_SCAN ADC_CR1_SCAN_Msk /*!<Scan mode */
1271 #define ADC_CR1_AWDSGL_Pos (9U)
1272 #define ADC_CR1_AWDSGL_Msk (0x1U << ADC_CR1_AWDSGL_Pos) /*!< 0x00000200 */
1273 #define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk /*!<Enable the watchdog on a single channel in scan mode */
1274 #define ADC_CR1_JAUTO_Pos (10U)
1275 #define ADC_CR1_JAUTO_Msk (0x1U << ADC_CR1_JAUTO_Pos) /*!< 0x00000400 */
1276 #define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk /*!<Automatic injected group conversion */
1277 #define ADC_CR1_DISCEN_Pos (11U)
1278 #define ADC_CR1_DISCEN_Msk (0x1U << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
1279 #define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk /*!<Discontinuous mode on regular channels */
1280 #define ADC_CR1_JDISCEN_Pos (12U)
1281 #define ADC_CR1_JDISCEN_Msk (0x1U << ADC_CR1_JDISCEN_Pos) /*!< 0x00001000 */
1282 #define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk /*!<Discontinuous mode on injected channels */
1283 #define ADC_CR1_DISCNUM_Pos (13U)
1284 #define ADC_CR1_DISCNUM_Msk (0x7U << ADC_CR1_DISCNUM_Pos) /*!< 0x0000E000 */
1285 #define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
1286 #define ADC_CR1_DISCNUM_0 (0x1U << ADC_CR1_DISCNUM_Pos) /*!< 0x00002000 */
1287 #define ADC_CR1_DISCNUM_1 (0x2U << ADC_CR1_DISCNUM_Pos) /*!< 0x00004000 */
1288 #define ADC_CR1_DISCNUM_2 (0x4U << ADC_CR1_DISCNUM_Pos) /*!< 0x00008000 */
1289 #define ADC_CR1_JAWDEN_Pos (22U)
1290 #define ADC_CR1_JAWDEN_Msk (0x1U << ADC_CR1_JAWDEN_Pos) /*!< 0x00400000 */
1291 #define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk /*!<Analog watchdog enable on injected channels */
1292 #define ADC_CR1_AWDEN_Pos (23U)
1293 #define ADC_CR1_AWDEN_Msk (0x1U << ADC_CR1_AWDEN_Pos) /*!< 0x00800000 */
1294 #define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk /*!<Analog watchdog enable on regular channels */
1295 #define ADC_CR1_RES_Pos (24U)
1296 #define ADC_CR1_RES_Msk (0x3U << ADC_CR1_RES_Pos) /*!< 0x03000000 */
1297 #define ADC_CR1_RES ADC_CR1_RES_Msk /*!<RES[2:0] bits (Resolution) */
1298 #define ADC_CR1_RES_0 (0x1U << ADC_CR1_RES_Pos) /*!< 0x01000000 */
1299 #define ADC_CR1_RES_1 (0x2U << ADC_CR1_RES_Pos) /*!< 0x02000000 */
1300 #define ADC_CR1_OVRIE_Pos (26U)
1301 #define ADC_CR1_OVRIE_Msk (0x1U << ADC_CR1_OVRIE_Pos) /*!< 0x04000000 */
1302 #define ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk /*!<overrun interrupt enable */
1303
1304 /******************* Bit definition for ADC_CR2 register ********************/
1305 #define ADC_CR2_ADON_Pos (0U)
1306 #define ADC_CR2_ADON_Msk (0x1U << ADC_CR2_ADON_Pos) /*!< 0x00000001 */
1307 #define ADC_CR2_ADON ADC_CR2_ADON_Msk /*!<A/D Converter ON / OFF */
1308 #define ADC_CR2_CONT_Pos (1U)
1309 #define ADC_CR2_CONT_Msk (0x1U << ADC_CR2_CONT_Pos) /*!< 0x00000002 */
1310 #define ADC_CR2_CONT ADC_CR2_CONT_Msk /*!<Continuous Conversion */
1311 #define ADC_CR2_DMA_Pos (8U)
1312 #define ADC_CR2_DMA_Msk (0x1U << ADC_CR2_DMA_Pos) /*!< 0x00000100 */
1313 #define ADC_CR2_DMA ADC_CR2_DMA_Msk /*!<Direct Memory access mode */
1314 #define ADC_CR2_DDS_Pos (9U)
1315 #define ADC_CR2_DDS_Msk (0x1U << ADC_CR2_DDS_Pos) /*!< 0x00000200 */
1316 #define ADC_CR2_DDS ADC_CR2_DDS_Msk /*!<DMA disable selection (Single ADC) */
1317 #define ADC_CR2_EOCS_Pos (10U)
1318 #define ADC_CR2_EOCS_Msk (0x1U << ADC_CR2_EOCS_Pos) /*!< 0x00000400 */
1319 #define ADC_CR2_EOCS ADC_CR2_EOCS_Msk /*!<End of conversion selection */
1320 #define ADC_CR2_ALIGN_Pos (11U)
1321 #define ADC_CR2_ALIGN_Msk (0x1U << ADC_CR2_ALIGN_Pos) /*!< 0x00000800 */
1322 #define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk /*!<Data Alignment */
1323 #define ADC_CR2_JEXTSEL_Pos (16U)
1324 #define ADC_CR2_JEXTSEL_Msk (0xFU << ADC_CR2_JEXTSEL_Pos) /*!< 0x000F0000 */
1325 #define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk /*!<JEXTSEL[3:0] bits (External event select for injected group) */
1326 #define ADC_CR2_JEXTSEL_0 (0x1U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00010000 */
1327 #define ADC_CR2_JEXTSEL_1 (0x2U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00020000 */
1328 #define ADC_CR2_JEXTSEL_2 (0x4U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00040000 */
1329 #define ADC_CR2_JEXTSEL_3 (0x8U << ADC_CR2_JEXTSEL_Pos) /*!< 0x00080000 */
1330 #define ADC_CR2_JEXTEN_Pos (20U)
1331 #define ADC_CR2_JEXTEN_Msk (0x3U << ADC_CR2_JEXTEN_Pos) /*!< 0x00300000 */
1332 #define ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */
1333 #define ADC_CR2_JEXTEN_0 (0x1U << ADC_CR2_JEXTEN_Pos) /*!< 0x00100000 */
1334 #define ADC_CR2_JEXTEN_1 (0x2U << ADC_CR2_JEXTEN_Pos) /*!< 0x00200000 */
1335 #define ADC_CR2_JSWSTART_Pos (22U)
1336 #define ADC_CR2_JSWSTART_Msk (0x1U << ADC_CR2_JSWSTART_Pos) /*!< 0x00400000 */
1337 #define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk /*!<Start Conversion of injected channels */
1338 #define ADC_CR2_EXTSEL_Pos (24U)
1339 #define ADC_CR2_EXTSEL_Msk (0xFU << ADC_CR2_EXTSEL_Pos) /*!< 0x0F000000 */
1340 #define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk /*!<EXTSEL[3:0] bits (External Event Select for regular group) */
1341 #define ADC_CR2_EXTSEL_0 (0x1U << ADC_CR2_EXTSEL_Pos) /*!< 0x01000000 */
1342 #define ADC_CR2_EXTSEL_1 (0x2U << ADC_CR2_EXTSEL_Pos) /*!< 0x02000000 */
1343 #define ADC_CR2_EXTSEL_2 (0x4U << ADC_CR2_EXTSEL_Pos) /*!< 0x04000000 */
1344 #define ADC_CR2_EXTSEL_3 (0x8U << ADC_CR2_EXTSEL_Pos) /*!< 0x08000000 */
1345 #define ADC_CR2_EXTEN_Pos (28U)
1346 #define ADC_CR2_EXTEN_Msk (0x3U << ADC_CR2_EXTEN_Pos) /*!< 0x30000000 */
1347 #define ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */
1348 #define ADC_CR2_EXTEN_0 (0x1U << ADC_CR2_EXTEN_Pos) /*!< 0x10000000 */
1349 #define ADC_CR2_EXTEN_1 (0x2U << ADC_CR2_EXTEN_Pos) /*!< 0x20000000 */
1350 #define ADC_CR2_SWSTART_Pos (30U)
1351 #define ADC_CR2_SWSTART_Msk (0x1U << ADC_CR2_SWSTART_Pos) /*!< 0x40000000 */
1352 #define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk /*!<Start Conversion of regular channels */
1353
1354 /****************** Bit definition for ADC_SMPR1 register *******************/
1355 #define ADC_SMPR1_SMP10_Pos (0U)
1356 #define ADC_SMPR1_SMP10_Msk (0x7U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000007 */
1357 #define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
1358 #define ADC_SMPR1_SMP10_0 (0x1U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000001 */
1359 #define ADC_SMPR1_SMP10_1 (0x2U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000002 */
1360 #define ADC_SMPR1_SMP10_2 (0x4U << ADC_SMPR1_SMP10_Pos) /*!< 0x00000004 */
1361 #define ADC_SMPR1_SMP11_Pos (3U)
1362 #define ADC_SMPR1_SMP11_Msk (0x7U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000038 */
1363 #define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
1364 #define ADC_SMPR1_SMP11_0 (0x1U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000008 */
1365 #define ADC_SMPR1_SMP11_1 (0x2U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000010 */
1366 #define ADC_SMPR1_SMP11_2 (0x4U << ADC_SMPR1_SMP11_Pos) /*!< 0x00000020 */
1367 #define ADC_SMPR1_SMP12_Pos (6U)
1368 #define ADC_SMPR1_SMP12_Msk (0x7U << ADC_SMPR1_SMP12_Pos) /*!< 0x000001C0 */
1369 #define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
1370 #define ADC_SMPR1_SMP12_0 (0x1U << ADC_SMPR1_SMP12_Pos) /*!< 0x00000040 */
1371 #define ADC_SMPR1_SMP12_1 (0x2U << ADC_SMPR1_SMP12_Pos) /*!< 0x00000080 */
1372 #define ADC_SMPR1_SMP12_2 (0x4U << ADC_SMPR1_SMP12_Pos) /*!< 0x00000100 */
1373 #define ADC_SMPR1_SMP13_Pos (9U)
1374 #define ADC_SMPR1_SMP13_Msk (0x7U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000E00 */
1375 #define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
1376 #define ADC_SMPR1_SMP13_0 (0x1U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000200 */
1377 #define ADC_SMPR1_SMP13_1 (0x2U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000400 */
1378 #define ADC_SMPR1_SMP13_2 (0x4U << ADC_SMPR1_SMP13_Pos) /*!< 0x00000800 */
1379 #define ADC_SMPR1_SMP14_Pos (12U)
1380 #define ADC_SMPR1_SMP14_Msk (0x7U << ADC_SMPR1_SMP14_Pos) /*!< 0x00007000 */
1381 #define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
1382 #define ADC_SMPR1_SMP14_0 (0x1U << ADC_SMPR1_SMP14_Pos) /*!< 0x00001000 */
1383 #define ADC_SMPR1_SMP14_1 (0x2U << ADC_SMPR1_SMP14_Pos) /*!< 0x00002000 */
1384 #define ADC_SMPR1_SMP14_2 (0x4U << ADC_SMPR1_SMP14_Pos) /*!< 0x00004000 */
1385 #define ADC_SMPR1_SMP15_Pos (15U)
1386 #define ADC_SMPR1_SMP15_Msk (0x7U << ADC_SMPR1_SMP15_Pos) /*!< 0x00038000 */
1387 #define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
1388 #define ADC_SMPR1_SMP15_0 (0x1U << ADC_SMPR1_SMP15_Pos) /*!< 0x00008000 */
1389 #define ADC_SMPR1_SMP15_1 (0x2U << ADC_SMPR1_SMP15_Pos) /*!< 0x00010000 */
1390 #define ADC_SMPR1_SMP15_2 (0x4U << ADC_SMPR1_SMP15_Pos) /*!< 0x00020000 */
1391 #define ADC_SMPR1_SMP16_Pos (18U)
1392 #define ADC_SMPR1_SMP16_Msk (0x7U << ADC_SMPR1_SMP16_Pos) /*!< 0x001C0000 */
1393 #define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
1394 #define ADC_SMPR1_SMP16_0 (0x1U << ADC_SMPR1_SMP16_Pos) /*!< 0x00040000 */
1395 #define ADC_SMPR1_SMP16_1 (0x2U << ADC_SMPR1_SMP16_Pos) /*!< 0x00080000 */
1396 #define ADC_SMPR1_SMP16_2 (0x4U << ADC_SMPR1_SMP16_Pos) /*!< 0x00100000 */
1397 #define ADC_SMPR1_SMP17_Pos (21U)
1398 #define ADC_SMPR1_SMP17_Msk (0x7U << ADC_SMPR1_SMP17_Pos) /*!< 0x00E00000 */
1399 #define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
1400 #define ADC_SMPR1_SMP17_0 (0x1U << ADC_SMPR1_SMP17_Pos) /*!< 0x00200000 */
1401 #define ADC_SMPR1_SMP17_1 (0x2U << ADC_SMPR1_SMP17_Pos) /*!< 0x00400000 */
1402 #define ADC_SMPR1_SMP17_2 (0x4U << ADC_SMPR1_SMP17_Pos) /*!< 0x00800000 */
1403 #define ADC_SMPR1_SMP18_Pos (24U)
1404 #define ADC_SMPR1_SMP18_Msk (0x7U << ADC_SMPR1_SMP18_Pos) /*!< 0x07000000 */
1405 #define ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */
1406 #define ADC_SMPR1_SMP18_0 (0x1U << ADC_SMPR1_SMP18_Pos) /*!< 0x01000000 */
1407 #define ADC_SMPR1_SMP18_1 (0x2U << ADC_SMPR1_SMP18_Pos) /*!< 0x02000000 */
1408 #define ADC_SMPR1_SMP18_2 (0x4U << ADC_SMPR1_SMP18_Pos) /*!< 0x04000000 */
1409
1410 /****************** Bit definition for ADC_SMPR2 register *******************/
1411 #define ADC_SMPR2_SMP0_Pos (0U)
1412 #define ADC_SMPR2_SMP0_Msk (0x7U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000007 */
1413 #define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
1414 #define ADC_SMPR2_SMP0_0 (0x1U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000001 */
1415 #define ADC_SMPR2_SMP0_1 (0x2U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000002 */
1416 #define ADC_SMPR2_SMP0_2 (0x4U << ADC_SMPR2_SMP0_Pos) /*!< 0x00000004 */
1417 #define ADC_SMPR2_SMP1_Pos (3U)
1418 #define ADC_SMPR2_SMP1_Msk (0x7U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000038 */
1419 #define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
1420 #define ADC_SMPR2_SMP1_0 (0x1U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000008 */
1421 #define ADC_SMPR2_SMP1_1 (0x2U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000010 */
1422 #define ADC_SMPR2_SMP1_2 (0x4U << ADC_SMPR2_SMP1_Pos) /*!< 0x00000020 */
1423 #define ADC_SMPR2_SMP2_Pos (6U)
1424 #define ADC_SMPR2_SMP2_Msk (0x7U << ADC_SMPR2_SMP2_Pos) /*!< 0x000001C0 */
1425 #define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
1426 #define ADC_SMPR2_SMP2_0 (0x1U << ADC_SMPR2_SMP2_Pos) /*!< 0x00000040 */
1427 #define ADC_SMPR2_SMP2_1 (0x2U << ADC_SMPR2_SMP2_Pos) /*!< 0x00000080 */
1428 #define ADC_SMPR2_SMP2_2 (0x4U << ADC_SMPR2_SMP2_Pos) /*!< 0x00000100 */
1429 #define ADC_SMPR2_SMP3_Pos (9U)
1430 #define ADC_SMPR2_SMP3_Msk (0x7U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000E00 */
1431 #define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
1432 #define ADC_SMPR2_SMP3_0 (0x1U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000200 */
1433 #define ADC_SMPR2_SMP3_1 (0x2U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000400 */
1434 #define ADC_SMPR2_SMP3_2 (0x4U << ADC_SMPR2_SMP3_Pos) /*!< 0x00000800 */
1435 #define ADC_SMPR2_SMP4_Pos (12U)
1436 #define ADC_SMPR2_SMP4_Msk (0x7U << ADC_SMPR2_SMP4_Pos) /*!< 0x00007000 */
1437 #define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
1438 #define ADC_SMPR2_SMP4_0 (0x1U << ADC_SMPR2_SMP4_Pos) /*!< 0x00001000 */
1439 #define ADC_SMPR2_SMP4_1 (0x2U << ADC_SMPR2_SMP4_Pos) /*!< 0x00002000 */
1440 #define ADC_SMPR2_SMP4_2 (0x4U << ADC_SMPR2_SMP4_Pos) /*!< 0x00004000 */
1441 #define ADC_SMPR2_SMP5_Pos (15U)
1442 #define ADC_SMPR2_SMP5_Msk (0x7U << ADC_SMPR2_SMP5_Pos) /*!< 0x00038000 */
1443 #define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
1444 #define ADC_SMPR2_SMP5_0 (0x1U << ADC_SMPR2_SMP5_Pos) /*!< 0x00008000 */
1445 #define ADC_SMPR2_SMP5_1 (0x2U << ADC_SMPR2_SMP5_Pos) /*!< 0x00010000 */
1446 #define ADC_SMPR2_SMP5_2 (0x4U << ADC_SMPR2_SMP5_Pos) /*!< 0x00020000 */
1447 #define ADC_SMPR2_SMP6_Pos (18U)
1448 #define ADC_SMPR2_SMP6_Msk (0x7U << ADC_SMPR2_SMP6_Pos) /*!< 0x001C0000 */
1449 #define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
1450 #define ADC_SMPR2_SMP6_0 (0x1U << ADC_SMPR2_SMP6_Pos) /*!< 0x00040000 */
1451 #define ADC_SMPR2_SMP6_1 (0x2U << ADC_SMPR2_SMP6_Pos) /*!< 0x00080000 */
1452 #define ADC_SMPR2_SMP6_2 (0x4U << ADC_SMPR2_SMP6_Pos) /*!< 0x00100000 */
1453 #define ADC_SMPR2_SMP7_Pos (21U)
1454 #define ADC_SMPR2_SMP7_Msk (0x7U << ADC_SMPR2_SMP7_Pos) /*!< 0x00E00000 */
1455 #define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
1456 #define ADC_SMPR2_SMP7_0 (0x1U << ADC_SMPR2_SMP7_Pos) /*!< 0x00200000 */
1457 #define ADC_SMPR2_SMP7_1 (0x2U << ADC_SMPR2_SMP7_Pos) /*!< 0x00400000 */
1458 #define ADC_SMPR2_SMP7_2 (0x4U << ADC_SMPR2_SMP7_Pos) /*!< 0x00800000 */
1459 #define ADC_SMPR2_SMP8_Pos (24U)
1460 #define ADC_SMPR2_SMP8_Msk (0x7U << ADC_SMPR2_SMP8_Pos) /*!< 0x07000000 */
1461 #define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
1462 #define ADC_SMPR2_SMP8_0 (0x1U << ADC_SMPR2_SMP8_Pos) /*!< 0x01000000 */
1463 #define ADC_SMPR2_SMP8_1 (0x2U << ADC_SMPR2_SMP8_Pos) /*!< 0x02000000 */
1464 #define ADC_SMPR2_SMP8_2 (0x4U << ADC_SMPR2_SMP8_Pos) /*!< 0x04000000 */
1465 #define ADC_SMPR2_SMP9_Pos (27U)
1466 #define ADC_SMPR2_SMP9_Msk (0x7U << ADC_SMPR2_SMP9_Pos) /*!< 0x38000000 */
1467 #define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
1468 #define ADC_SMPR2_SMP9_0 (0x1U << ADC_SMPR2_SMP9_Pos) /*!< 0x08000000 */
1469 #define ADC_SMPR2_SMP9_1 (0x2U << ADC_SMPR2_SMP9_Pos) /*!< 0x10000000 */
1470 #define ADC_SMPR2_SMP9_2 (0x4U << ADC_SMPR2_SMP9_Pos) /*!< 0x20000000 */
1471
1472 /****************** Bit definition for ADC_JOFR1 register *******************/
1473 #define ADC_JOFR1_JOFFSET1_Pos (0U)
1474 #define ADC_JOFR1_JOFFSET1_Msk (0xFFFU << ADC_JOFR1_JOFFSET1_Pos) /*!< 0x00000FFF */
1475 #define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk /*!<Data offset for injected channel 1 */
1476
1477 /****************** Bit definition for ADC_JOFR2 register *******************/
1478 #define ADC_JOFR2_JOFFSET2_Pos (0U)
1479 #define ADC_JOFR2_JOFFSET2_Msk (0xFFFU << ADC_JOFR2_JOFFSET2_Pos) /*!< 0x00000FFF */
1480 #define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk /*!<Data offset for injected channel 2 */
1481
1482 /****************** Bit definition for ADC_JOFR3 register *******************/
1483 #define ADC_JOFR3_JOFFSET3_Pos (0U)
1484 #define ADC_JOFR3_JOFFSET3_Msk (0xFFFU << ADC_JOFR3_JOFFSET3_Pos) /*!< 0x00000FFF */
1485 #define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk /*!<Data offset for injected channel 3 */
1486
1487 /****************** Bit definition for ADC_JOFR4 register *******************/
1488 #define ADC_JOFR4_JOFFSET4_Pos (0U)
1489 #define ADC_JOFR4_JOFFSET4_Msk (0xFFFU << ADC_JOFR4_JOFFSET4_Pos) /*!< 0x00000FFF */
1490 #define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk /*!<Data offset for injected channel 4 */
1491
1492 /******************* Bit definition for ADC_HTR register ********************/
1493 #define ADC_HTR_HT_Pos (0U)
1494 #define ADC_HTR_HT_Msk (0xFFFU << ADC_HTR_HT_Pos) /*!< 0x00000FFF */
1495 #define ADC_HTR_HT ADC_HTR_HT_Msk /*!<Analog watchdog high threshold */
1496
1497 /******************* Bit definition for ADC_LTR register ********************/
1498 #define ADC_LTR_LT_Pos (0U)
1499 #define ADC_LTR_LT_Msk (0xFFFU << ADC_LTR_LT_Pos) /*!< 0x00000FFF */
1500 #define ADC_LTR_LT ADC_LTR_LT_Msk /*!<Analog watchdog low threshold */
1501
1502 /******************* Bit definition for ADC_SQR1 register *******************/
1503 #define ADC_SQR1_SQ13_Pos (0U)
1504 #define ADC_SQR1_SQ13_Msk (0x1FU << ADC_SQR1_SQ13_Pos) /*!< 0x0000001F */
1505 #define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
1506 #define ADC_SQR1_SQ13_0 (0x01U << ADC_SQR1_SQ13_Pos) /*!< 0x00000001 */
1507 #define ADC_SQR1_SQ13_1 (0x02U << ADC_SQR1_SQ13_Pos) /*!< 0x00000002 */
1508 #define ADC_SQR1_SQ13_2 (0x04U << ADC_SQR1_SQ13_Pos) /*!< 0x00000004 */
1509 #define ADC_SQR1_SQ13_3 (0x08U << ADC_SQR1_SQ13_Pos) /*!< 0x00000008 */
1510 #define ADC_SQR1_SQ13_4 (0x10U << ADC_SQR1_SQ13_Pos) /*!< 0x00000010 */
1511 #define ADC_SQR1_SQ14_Pos (5U)
1512 #define ADC_SQR1_SQ14_Msk (0x1FU << ADC_SQR1_SQ14_Pos) /*!< 0x000003E0 */
1513 #define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
1514 #define ADC_SQR1_SQ14_0 (0x01U << ADC_SQR1_SQ14_Pos) /*!< 0x00000020 */
1515 #define ADC_SQR1_SQ14_1 (0x02U << ADC_SQR1_SQ14_Pos) /*!< 0x00000040 */
1516 #define ADC_SQR1_SQ14_2 (0x04U << ADC_SQR1_SQ14_Pos) /*!< 0x00000080 */
1517 #define ADC_SQR1_SQ14_3 (0x08U << ADC_SQR1_SQ14_Pos) /*!< 0x00000100 */
1518 #define ADC_SQR1_SQ14_4 (0x10U << ADC_SQR1_SQ14_Pos) /*!< 0x00000200 */
1519 #define ADC_SQR1_SQ15_Pos (10U)
1520 #define ADC_SQR1_SQ15_Msk (0x1FU << ADC_SQR1_SQ15_Pos) /*!< 0x00007C00 */
1521 #define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
1522 #define ADC_SQR1_SQ15_0 (0x01U << ADC_SQR1_SQ15_Pos) /*!< 0x00000400 */
1523 #define ADC_SQR1_SQ15_1 (0x02U << ADC_SQR1_SQ15_Pos) /*!< 0x00000800 */
1524 #define ADC_SQR1_SQ15_2 (0x04U << ADC_SQR1_SQ15_Pos) /*!< 0x00001000 */
1525 #define ADC_SQR1_SQ15_3 (0x08U << ADC_SQR1_SQ15_Pos) /*!< 0x00002000 */
1526 #define ADC_SQR1_SQ15_4 (0x10U << ADC_SQR1_SQ15_Pos) /*!< 0x00004000 */
1527 #define ADC_SQR1_SQ16_Pos (15U)
1528 #define ADC_SQR1_SQ16_Msk (0x1FU << ADC_SQR1_SQ16_Pos) /*!< 0x000F8000 */
1529 #define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
1530 #define ADC_SQR1_SQ16_0 (0x01U << ADC_SQR1_SQ16_Pos) /*!< 0x00008000 */
1531 #define ADC_SQR1_SQ16_1 (0x02U << ADC_SQR1_SQ16_Pos) /*!< 0x00010000 */
1532 #define ADC_SQR1_SQ16_2 (0x04U << ADC_SQR1_SQ16_Pos) /*!< 0x00020000 */
1533 #define ADC_SQR1_SQ16_3 (0x08U << ADC_SQR1_SQ16_Pos) /*!< 0x00040000 */
1534 #define ADC_SQR1_SQ16_4 (0x10U << ADC_SQR1_SQ16_Pos) /*!< 0x00080000 */
1535 #define ADC_SQR1_L_Pos (20U)
1536 #define ADC_SQR1_L_Msk (0xFU << ADC_SQR1_L_Pos) /*!< 0x00F00000 */
1537 #define ADC_SQR1_L ADC_SQR1_L_Msk /*!<L[3:0] bits (Regular channel sequence length) */
1538 #define ADC_SQR1_L_0 (0x1U << ADC_SQR1_L_Pos) /*!< 0x00100000 */
1539 #define ADC_SQR1_L_1 (0x2U << ADC_SQR1_L_Pos) /*!< 0x00200000 */
1540 #define ADC_SQR1_L_2 (0x4U << ADC_SQR1_L_Pos) /*!< 0x00400000 */
1541 #define ADC_SQR1_L_3 (0x8U << ADC_SQR1_L_Pos) /*!< 0x00800000 */
1542
1543 /******************* Bit definition for ADC_SQR2 register *******************/
1544 #define ADC_SQR2_SQ7_Pos (0U)
1545 #define ADC_SQR2_SQ7_Msk (0x1FU << ADC_SQR2_SQ7_Pos) /*!< 0x0000001F */
1546 #define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
1547 #define ADC_SQR2_SQ7_0 (0x01U << ADC_SQR2_SQ7_Pos) /*!< 0x00000001 */
1548 #define ADC_SQR2_SQ7_1 (0x02U << ADC_SQR2_SQ7_Pos) /*!< 0x00000002 */
1549 #define ADC_SQR2_SQ7_2 (0x04U << ADC_SQR2_SQ7_Pos) /*!< 0x00000004 */
1550 #define ADC_SQR2_SQ7_3 (0x08U << ADC_SQR2_SQ7_Pos) /*!< 0x00000008 */
1551 #define ADC_SQR2_SQ7_4 (0x10U << ADC_SQR2_SQ7_Pos) /*!< 0x00000010 */
1552 #define ADC_SQR2_SQ8_Pos (5U)
1553 #define ADC_SQR2_SQ8_Msk (0x1FU << ADC_SQR2_SQ8_Pos) /*!< 0x000003E0 */
1554 #define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
1555 #define ADC_SQR2_SQ8_0 (0x01U << ADC_SQR2_SQ8_Pos) /*!< 0x00000020 */
1556 #define ADC_SQR2_SQ8_1 (0x02U << ADC_SQR2_SQ8_Pos) /*!< 0x00000040 */
1557 #define ADC_SQR2_SQ8_2 (0x04U << ADC_SQR2_SQ8_Pos) /*!< 0x00000080 */
1558 #define ADC_SQR2_SQ8_3 (0x08U << ADC_SQR2_SQ8_Pos) /*!< 0x00000100 */
1559 #define ADC_SQR2_SQ8_4 (0x10U << ADC_SQR2_SQ8_Pos) /*!< 0x00000200 */
1560 #define ADC_SQR2_SQ9_Pos (10U)
1561 #define ADC_SQR2_SQ9_Msk (0x1FU << ADC_SQR2_SQ9_Pos) /*!< 0x00007C00 */
1562 #define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
1563 #define ADC_SQR2_SQ9_0 (0x01U << ADC_SQR2_SQ9_Pos) /*!< 0x00000400 */
1564 #define ADC_SQR2_SQ9_1 (0x02U << ADC_SQR2_SQ9_Pos) /*!< 0x00000800 */
1565 #define ADC_SQR2_SQ9_2 (0x04U << ADC_SQR2_SQ9_Pos) /*!< 0x00001000 */
1566 #define ADC_SQR2_SQ9_3 (0x08U << ADC_SQR2_SQ9_Pos) /*!< 0x00002000 */
1567 #define ADC_SQR2_SQ9_4 (0x10U << ADC_SQR2_SQ9_Pos) /*!< 0x00004000 */
1568 #define ADC_SQR2_SQ10_Pos (15U)
1569 #define ADC_SQR2_SQ10_Msk (0x1FU << ADC_SQR2_SQ10_Pos) /*!< 0x000F8000 */
1570 #define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
1571 #define ADC_SQR2_SQ10_0 (0x01U << ADC_SQR2_SQ10_Pos) /*!< 0x00008000 */
1572 #define ADC_SQR2_SQ10_1 (0x02U << ADC_SQR2_SQ10_Pos) /*!< 0x00010000 */
1573 #define ADC_SQR2_SQ10_2 (0x04U << ADC_SQR2_SQ10_Pos) /*!< 0x00020000 */
1574 #define ADC_SQR2_SQ10_3 (0x08U << ADC_SQR2_SQ10_Pos) /*!< 0x00040000 */
1575 #define ADC_SQR2_SQ10_4 (0x10U << ADC_SQR2_SQ10_Pos) /*!< 0x00080000 */
1576 #define ADC_SQR2_SQ11_Pos (20U)
1577 #define ADC_SQR2_SQ11_Msk (0x1FU << ADC_SQR2_SQ11_Pos) /*!< 0x01F00000 */
1578 #define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
1579 #define ADC_SQR2_SQ11_0 (0x01U << ADC_SQR2_SQ11_Pos) /*!< 0x00100000 */
1580 #define ADC_SQR2_SQ11_1 (0x02U << ADC_SQR2_SQ11_Pos) /*!< 0x00200000 */
1581 #define ADC_SQR2_SQ11_2 (0x04U << ADC_SQR2_SQ11_Pos) /*!< 0x00400000 */
1582 #define ADC_SQR2_SQ11_3 (0x08U << ADC_SQR2_SQ11_Pos) /*!< 0x00800000 */
1583 #define ADC_SQR2_SQ11_4 (0x10U << ADC_SQR2_SQ11_Pos) /*!< 0x01000000 */
1584 #define ADC_SQR2_SQ12_Pos (25U)
1585 #define ADC_SQR2_SQ12_Msk (0x1FU << ADC_SQR2_SQ12_Pos) /*!< 0x3E000000 */
1586 #define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
1587 #define ADC_SQR2_SQ12_0 (0x01U << ADC_SQR2_SQ12_Pos) /*!< 0x02000000 */
1588 #define ADC_SQR2_SQ12_1 (0x02U << ADC_SQR2_SQ12_Pos) /*!< 0x04000000 */
1589 #define ADC_SQR2_SQ12_2 (0x04U << ADC_SQR2_SQ12_Pos) /*!< 0x08000000 */
1590 #define ADC_SQR2_SQ12_3 (0x08U << ADC_SQR2_SQ12_Pos) /*!< 0x10000000 */
1591 #define ADC_SQR2_SQ12_4 (0x10U << ADC_SQR2_SQ12_Pos) /*!< 0x20000000 */
1592
1593 /******************* Bit definition for ADC_SQR3 register *******************/
1594 #define ADC_SQR3_SQ1_Pos (0U)
1595 #define ADC_SQR3_SQ1_Msk (0x1FU << ADC_SQR3_SQ1_Pos) /*!< 0x0000001F */
1596 #define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
1597 #define ADC_SQR3_SQ1_0 (0x01U << ADC_SQR3_SQ1_Pos) /*!< 0x00000001 */
1598 #define ADC_SQR3_SQ1_1 (0x02U << ADC_SQR3_SQ1_Pos) /*!< 0x00000002 */
1599 #define ADC_SQR3_SQ1_2 (0x04U << ADC_SQR3_SQ1_Pos) /*!< 0x00000004 */
1600 #define ADC_SQR3_SQ1_3 (0x08U << ADC_SQR3_SQ1_Pos) /*!< 0x00000008 */
1601 #define ADC_SQR3_SQ1_4 (0x10U << ADC_SQR3_SQ1_Pos) /*!< 0x00000010 */
1602 #define ADC_SQR3_SQ2_Pos (5U)
1603 #define ADC_SQR3_SQ2_Msk (0x1FU << ADC_SQR3_SQ2_Pos) /*!< 0x000003E0 */
1604 #define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
1605 #define ADC_SQR3_SQ2_0 (0x01U << ADC_SQR3_SQ2_Pos) /*!< 0x00000020 */
1606 #define ADC_SQR3_SQ2_1 (0x02U << ADC_SQR3_SQ2_Pos) /*!< 0x00000040 */
1607 #define ADC_SQR3_SQ2_2 (0x04U << ADC_SQR3_SQ2_Pos) /*!< 0x00000080 */
1608 #define ADC_SQR3_SQ2_3 (0x08U << ADC_SQR3_SQ2_Pos) /*!< 0x00000100 */
1609 #define ADC_SQR3_SQ2_4 (0x10U << ADC_SQR3_SQ2_Pos) /*!< 0x00000200 */
1610 #define ADC_SQR3_SQ3_Pos (10U)
1611 #define ADC_SQR3_SQ3_Msk (0x1FU << ADC_SQR3_SQ3_Pos) /*!< 0x00007C00 */
1612 #define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
1613 #define ADC_SQR3_SQ3_0 (0x01U << ADC_SQR3_SQ3_Pos) /*!< 0x00000400 */
1614 #define ADC_SQR3_SQ3_1 (0x02U << ADC_SQR3_SQ3_Pos) /*!< 0x00000800 */
1615 #define ADC_SQR3_SQ3_2 (0x04U << ADC_SQR3_SQ3_Pos) /*!< 0x00001000 */
1616 #define ADC_SQR3_SQ3_3 (0x08U << ADC_SQR3_SQ3_Pos) /*!< 0x00002000 */
1617 #define ADC_SQR3_SQ3_4 (0x10U << ADC_SQR3_SQ3_Pos) /*!< 0x00004000 */
1618 #define ADC_SQR3_SQ4_Pos (15U)
1619 #define ADC_SQR3_SQ4_Msk (0x1FU << ADC_SQR3_SQ4_Pos) /*!< 0x000F8000 */
1620 #define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
1621 #define ADC_SQR3_SQ4_0 (0x01U << ADC_SQR3_SQ4_Pos) /*!< 0x00008000 */
1622 #define ADC_SQR3_SQ4_1 (0x02U << ADC_SQR3_SQ4_Pos) /*!< 0x00010000 */
1623 #define ADC_SQR3_SQ4_2 (0x04U << ADC_SQR3_SQ4_Pos) /*!< 0x00020000 */
1624 #define ADC_SQR3_SQ4_3 (0x08U << ADC_SQR3_SQ4_Pos) /*!< 0x00040000 */
1625 #define ADC_SQR3_SQ4_4 (0x10U << ADC_SQR3_SQ4_Pos) /*!< 0x00080000 */
1626 #define ADC_SQR3_SQ5_Pos (20U)
1627 #define ADC_SQR3_SQ5_Msk (0x1FU << ADC_SQR3_SQ5_Pos) /*!< 0x01F00000 */
1628 #define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
1629 #define ADC_SQR3_SQ5_0 (0x01U << ADC_SQR3_SQ5_Pos) /*!< 0x00100000 */
1630 #define ADC_SQR3_SQ5_1 (0x02U << ADC_SQR3_SQ5_Pos) /*!< 0x00200000 */
1631 #define ADC_SQR3_SQ5_2 (0x04U << ADC_SQR3_SQ5_Pos) /*!< 0x00400000 */
1632 #define ADC_SQR3_SQ5_3 (0x08U << ADC_SQR3_SQ5_Pos) /*!< 0x00800000 */
1633 #define ADC_SQR3_SQ5_4 (0x10U << ADC_SQR3_SQ5_Pos) /*!< 0x01000000 */
1634 #define ADC_SQR3_SQ6_Pos (25U)
1635 #define ADC_SQR3_SQ6_Msk (0x1FU << ADC_SQR3_SQ6_Pos) /*!< 0x3E000000 */
1636 #define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
1637 #define ADC_SQR3_SQ6_0 (0x01U << ADC_SQR3_SQ6_Pos) /*!< 0x02000000 */
1638 #define ADC_SQR3_SQ6_1 (0x02U << ADC_SQR3_SQ6_Pos) /*!< 0x04000000 */
1639 #define ADC_SQR3_SQ6_2 (0x04U << ADC_SQR3_SQ6_Pos) /*!< 0x08000000 */
1640 #define ADC_SQR3_SQ6_3 (0x08U << ADC_SQR3_SQ6_Pos) /*!< 0x10000000 */
1641 #define ADC_SQR3_SQ6_4 (0x10U << ADC_SQR3_SQ6_Pos) /*!< 0x20000000 */
1642
1643 /******************* Bit definition for ADC_JSQR register *******************/
1644 #define ADC_JSQR_JSQ1_Pos (0U)
1645 #define ADC_JSQR_JSQ1_Msk (0x1FU << ADC_JSQR_JSQ1_Pos) /*!< 0x0000001F */
1646 #define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */
1647 #define ADC_JSQR_JSQ1_0 (0x01U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000001 */
1648 #define ADC_JSQR_JSQ1_1 (0x02U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000002 */
1649 #define ADC_JSQR_JSQ1_2 (0x04U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000004 */
1650 #define ADC_JSQR_JSQ1_3 (0x08U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000008 */
1651 #define ADC_JSQR_JSQ1_4 (0x10U << ADC_JSQR_JSQ1_Pos) /*!< 0x00000010 */
1652 #define ADC_JSQR_JSQ2_Pos (5U)
1653 #define ADC_JSQR_JSQ2_Msk (0x1FU << ADC_JSQR_JSQ2_Pos) /*!< 0x000003E0 */
1654 #define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
1655 #define ADC_JSQR_JSQ2_0 (0x01U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000020 */
1656 #define ADC_JSQR_JSQ2_1 (0x02U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000040 */
1657 #define ADC_JSQR_JSQ2_2 (0x04U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000080 */
1658 #define ADC_JSQR_JSQ2_3 (0x08U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000100 */
1659 #define ADC_JSQR_JSQ2_4 (0x10U << ADC_JSQR_JSQ2_Pos) /*!< 0x00000200 */
1660 #define ADC_JSQR_JSQ3_Pos (10U)
1661 #define ADC_JSQR_JSQ3_Msk (0x1FU << ADC_JSQR_JSQ3_Pos) /*!< 0x00007C00 */
1662 #define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
1663 #define ADC_JSQR_JSQ3_0 (0x01U << ADC_JSQR_JSQ3_Pos) /*!< 0x00000400 */
1664 #define ADC_JSQR_JSQ3_1 (0x02U << ADC_JSQR_JSQ3_Pos) /*!< 0x00000800 */
1665 #define ADC_JSQR_JSQ3_2 (0x04U << ADC_JSQR_JSQ3_Pos) /*!< 0x00001000 */
1666 #define ADC_JSQR_JSQ3_3 (0x08U << ADC_JSQR_JSQ3_Pos) /*!< 0x00002000 */
1667 #define ADC_JSQR_JSQ3_4 (0x10U << ADC_JSQR_JSQ3_Pos) /*!< 0x00004000 */
1668 #define ADC_JSQR_JSQ4_Pos (15U)
1669 #define ADC_JSQR_JSQ4_Msk (0x1FU << ADC_JSQR_JSQ4_Pos) /*!< 0x000F8000 */
1670 #define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
1671 #define ADC_JSQR_JSQ4_0 (0x01U << ADC_JSQR_JSQ4_Pos) /*!< 0x00008000 */
1672 #define ADC_JSQR_JSQ4_1 (0x02U << ADC_JSQR_JSQ4_Pos) /*!< 0x00010000 */
1673 #define ADC_JSQR_JSQ4_2 (0x04U << ADC_JSQR_JSQ4_Pos) /*!< 0x00020000 */
1674 #define ADC_JSQR_JSQ4_3 (0x08U << ADC_JSQR_JSQ4_Pos) /*!< 0x00040000 */
1675 #define ADC_JSQR_JSQ4_4 (0x10U << ADC_JSQR_JSQ4_Pos) /*!< 0x00080000 */
1676 #define ADC_JSQR_JL_Pos (20U)
1677 #define ADC_JSQR_JL_Msk (0x3U << ADC_JSQR_JL_Pos) /*!< 0x00300000 */
1678 #define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!<JL[1:0] bits (Injected Sequence length) */
1679 #define ADC_JSQR_JL_0 (0x1U << ADC_JSQR_JL_Pos) /*!< 0x00100000 */
1680 #define ADC_JSQR_JL_1 (0x2U << ADC_JSQR_JL_Pos) /*!< 0x00200000 */
1681
1682 /******************* Bit definition for ADC_JDR1 register *******************/
1683 #define ADC_JDR1_JDATA_Pos (0U)
1684 #define ADC_JDR1_JDATA_Msk (0xFFFFU << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */
1685 #define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!<Injected data */
1686
1687 /******************* Bit definition for ADC_JDR2 register *******************/
1688 #define ADC_JDR2_JDATA_Pos (0U)
1689 #define ADC_JDR2_JDATA_Msk (0xFFFFU << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */
1690 #define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!<Injected data */
1691
1692 /******************* Bit definition for ADC_JDR3 register *******************/
1693 #define ADC_JDR3_JDATA_Pos (0U)
1694 #define ADC_JDR3_JDATA_Msk (0xFFFFU << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */
1695 #define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!<Injected data */
1696
1697 /******************* Bit definition for ADC_JDR4 register *******************/
1698 #define ADC_JDR4_JDATA_Pos (0U)
1699 #define ADC_JDR4_JDATA_Msk (0xFFFFU << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */
1700 #define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!<Injected data */
1701
1702 /******************** Bit definition for ADC_DR register ********************/
1703 #define ADC_DR_DATA_Pos (0U)
1704 #define ADC_DR_DATA_Msk (0xFFFFU << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */
1705 #define ADC_DR_DATA ADC_DR_DATA_Msk /*!<Regular data */
1706 #define ADC_DR_ADC2DATA_Pos (16U)
1707 #define ADC_DR_ADC2DATA_Msk (0xFFFFU << ADC_DR_ADC2DATA_Pos) /*!< 0xFFFF0000 */
1708 #define ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk /*!<ADC2 data */
1709
1710 /******************* Bit definition for ADC_CSR register ********************/
1711 #define ADC_CSR_AWD1_Pos (0U)
1712 #define ADC_CSR_AWD1_Msk (0x1U << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
1713 #define ADC_CSR_AWD1 ADC_CSR_AWD1_Msk /*!<ADC1 Analog watchdog flag */
1714 #define ADC_CSR_EOC1_Pos (1U)
1715 #define ADC_CSR_EOC1_Msk (0x1U << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
1716 #define ADC_CSR_EOC1 ADC_CSR_EOC1_Msk /*!<ADC1 End of conversion */
1717 #define ADC_CSR_JEOC1_Pos (2U)
1718 #define ADC_CSR_JEOC1_Msk (0x1U << ADC_CSR_JEOC1_Pos) /*!< 0x00000004 */
1719 #define ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk /*!<ADC1 Injected channel end of conversion */
1720 #define ADC_CSR_JSTRT1_Pos (3U)
1721 #define ADC_CSR_JSTRT1_Msk (0x1U << ADC_CSR_JSTRT1_Pos) /*!< 0x00000008 */
1722 #define ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk /*!<ADC1 Injected channel Start flag */
1723 #define ADC_CSR_STRT1_Pos (4U)
1724 #define ADC_CSR_STRT1_Msk (0x1U << ADC_CSR_STRT1_Pos) /*!< 0x00000010 */
1725 #define ADC_CSR_STRT1 ADC_CSR_STRT1_Msk /*!<ADC1 Regular channel Start flag */
1726 #define ADC_CSR_OVR1_Pos (5U)
1727 #define ADC_CSR_OVR1_Msk (0x1U << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */
1728 #define ADC_CSR_OVR1 ADC_CSR_OVR1_Msk /*!<ADC1 DMA overrun flag */
1729
1730 /* Legacy defines */
1731 #define ADC_CSR_DOVR1 ADC_CSR_OVR1
1732
1733 /******************* Bit definition for ADC_CCR register ********************/
1734 #define ADC_CCR_MULTI_Pos (0U)
1735 #define ADC_CCR_MULTI_Msk (0x1FU << ADC_CCR_MULTI_Pos) /*!< 0x0000001F */
1736 #define ADC_CCR_MULTI ADC_CCR_MULTI_Msk /*!<MULTI[4:0] bits (Multi-ADC mode selection) */
1737 #define ADC_CCR_MULTI_0 (0x01U << ADC_CCR_MULTI_Pos) /*!< 0x00000001 */
1738 #define ADC_CCR_MULTI_1 (0x02U << ADC_CCR_MULTI_Pos) /*!< 0x00000002 */
1739 #define ADC_CCR_MULTI_2 (0x04U << ADC_CCR_MULTI_Pos) /*!< 0x00000004 */
1740 #define ADC_CCR_MULTI_3 (0x08U << ADC_CCR_MULTI_Pos) /*!< 0x00000008 */
1741 #define ADC_CCR_MULTI_4 (0x10U << ADC_CCR_MULTI_Pos) /*!< 0x00000010 */
1742 #define ADC_CCR_DELAY_Pos (8U)
1743 #define ADC_CCR_DELAY_Msk (0xFU << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */
1744 #define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */
1745 #define ADC_CCR_DELAY_0 (0x1U << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */
1746 #define ADC_CCR_DELAY_1 (0x2U << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */
1747 #define ADC_CCR_DELAY_2 (0x4U << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */
1748 #define ADC_CCR_DELAY_3 (0x8U << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */
1749 #define ADC_CCR_DDS_Pos (13U)
1750 #define ADC_CCR_DDS_Msk (0x1U << ADC_CCR_DDS_Pos) /*!< 0x00002000 */
1751 #define ADC_CCR_DDS ADC_CCR_DDS_Msk /*!<DMA disable selection (Multi-ADC mode) */
1752 #define ADC_CCR_DMA_Pos (14U)
1753 #define ADC_CCR_DMA_Msk (0x3U << ADC_CCR_DMA_Pos) /*!< 0x0000C000 */
1754 #define ADC_CCR_DMA ADC_CCR_DMA_Msk /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */
1755 #define ADC_CCR_DMA_0 (0x1U << ADC_CCR_DMA_Pos) /*!< 0x00004000 */
1756 #define ADC_CCR_DMA_1 (0x2U << ADC_CCR_DMA_Pos) /*!< 0x00008000 */
1757 #define ADC_CCR_ADCPRE_Pos (16U)
1758 #define ADC_CCR_ADCPRE_Msk (0x3U << ADC_CCR_ADCPRE_Pos) /*!< 0x00030000 */
1759 #define ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk /*!<ADCPRE[1:0] bits (ADC prescaler) */
1760 #define ADC_CCR_ADCPRE_0 (0x1U << ADC_CCR_ADCPRE_Pos) /*!< 0x00010000 */
1761 #define ADC_CCR_ADCPRE_1 (0x2U << ADC_CCR_ADCPRE_Pos) /*!< 0x00020000 */
1762 #define ADC_CCR_VBATE_Pos (22U)
1763 #define ADC_CCR_VBATE_Msk (0x1U << ADC_CCR_VBATE_Pos) /*!< 0x00400000 */
1764 #define ADC_CCR_VBATE ADC_CCR_VBATE_Msk /*!<VBAT Enable */
1765 #define ADC_CCR_TSVREFE_Pos (23U)
1766 #define ADC_CCR_TSVREFE_Msk (0x1U << ADC_CCR_TSVREFE_Pos) /*!< 0x00800000 */
1767 #define ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk /*!<Temperature Sensor and VREFINT Enable */
1768
1769 /******************* Bit definition for ADC_CDR register ********************/
1770 #define ADC_CDR_DATA1_Pos (0U)
1771 #define ADC_CDR_DATA1_Msk (0xFFFFU << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
1772 #define ADC_CDR_DATA1 ADC_CDR_DATA1_Msk /*!<1st data of a pair of regular conversions */
1773 #define ADC_CDR_DATA2_Pos (16U)
1774 #define ADC_CDR_DATA2_Msk (0xFFFFU << ADC_CDR_DATA2_Pos) /*!< 0xFFFF0000 */
1775 #define ADC_CDR_DATA2 ADC_CDR_DATA2_Msk /*!<2nd data of a pair of regular conversions */
1776
1777 /* Legacy defines */
1778 #define ADC_CDR_RDATA_MST ADC_CDR_DATA1
1779 #define ADC_CDR_RDATA_SLV ADC_CDR_DATA2
1780
1781 /******************************************************************************/
1782 /* */
1783 /* Controller Area Network */
1784 /* */
1785 /******************************************************************************/
1786 /*!<CAN control and status registers */
1787 /******************* Bit definition for CAN_MCR register ********************/
1788 #define CAN_MCR_INRQ_Pos (0U)
1789 #define CAN_MCR_INRQ_Msk (0x1U << CAN_MCR_INRQ_Pos) /*!< 0x00000001 */
1790 #define CAN_MCR_INRQ CAN_MCR_INRQ_Msk /*!<Initialization Request */
1791 #define CAN_MCR_SLEEP_Pos (1U)
1792 #define CAN_MCR_SLEEP_Msk (0x1U << CAN_MCR_SLEEP_Pos) /*!< 0x00000002 */
1793 #define CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk /*!<Sleep Mode Request */
1794 #define CAN_MCR_TXFP_Pos (2U)
1795 #define CAN_MCR_TXFP_Msk (0x1U << CAN_MCR_TXFP_Pos) /*!< 0x00000004 */
1796 #define CAN_MCR_TXFP CAN_MCR_TXFP_Msk /*!<Transmit FIFO Priority */
1797 #define CAN_MCR_RFLM_Pos (3U)
1798 #define CAN_MCR_RFLM_Msk (0x1U << CAN_MCR_RFLM_Pos) /*!< 0x00000008 */
1799 #define CAN_MCR_RFLM CAN_MCR_RFLM_Msk /*!<Receive FIFO Locked Mode */
1800 #define CAN_MCR_NART_Pos (4U)
1801 #define CAN_MCR_NART_Msk (0x1U << CAN_MCR_NART_Pos) /*!< 0x00000010 */
1802 #define CAN_MCR_NART CAN_MCR_NART_Msk /*!<No Automatic Retransmission */
1803 #define CAN_MCR_AWUM_Pos (5U)
1804 #define CAN_MCR_AWUM_Msk (0x1U << CAN_MCR_AWUM_Pos) /*!< 0x00000020 */
1805 #define CAN_MCR_AWUM CAN_MCR_AWUM_Msk /*!<Automatic Wakeup Mode */
1806 #define CAN_MCR_ABOM_Pos (6U)
1807 #define CAN_MCR_ABOM_Msk (0x1U << CAN_MCR_ABOM_Pos) /*!< 0x00000040 */
1808 #define CAN_MCR_ABOM CAN_MCR_ABOM_Msk /*!<Automatic Bus-Off Management */
1809 #define CAN_MCR_TTCM_Pos (7U)
1810 #define CAN_MCR_TTCM_Msk (0x1U << CAN_MCR_TTCM_Pos) /*!< 0x00000080 */
1811 #define CAN_MCR_TTCM CAN_MCR_TTCM_Msk /*!<Time Triggered Communication Mode */
1812 #define CAN_MCR_RESET_Pos (15U)
1813 #define CAN_MCR_RESET_Msk (0x1U << CAN_MCR_RESET_Pos) /*!< 0x00008000 */
1814 #define CAN_MCR_RESET CAN_MCR_RESET_Msk /*!<bxCAN software master reset */
1815 #define CAN_MCR_DBF_Pos (16U)
1816 #define CAN_MCR_DBF_Msk (0x1U << CAN_MCR_DBF_Pos) /*!< 0x00010000 */
1817 #define CAN_MCR_DBF CAN_MCR_DBF_Msk /*!<bxCAN Debug freeze */
1818 /******************* Bit definition for CAN_MSR register ********************/
1819 #define CAN_MSR_INAK_Pos (0U)
1820 #define CAN_MSR_INAK_Msk (0x1U << CAN_MSR_INAK_Pos) /*!< 0x00000001 */
1821 #define CAN_MSR_INAK CAN_MSR_INAK_Msk /*!<Initialization Acknowledge */
1822 #define CAN_MSR_SLAK_Pos (1U)
1823 #define CAN_MSR_SLAK_Msk (0x1U << CAN_MSR_SLAK_Pos) /*!< 0x00000002 */
1824 #define CAN_MSR_SLAK CAN_MSR_SLAK_Msk /*!<Sleep Acknowledge */
1825 #define CAN_MSR_ERRI_Pos (2U)
1826 #define CAN_MSR_ERRI_Msk (0x1U << CAN_MSR_ERRI_Pos) /*!< 0x00000004 */
1827 #define CAN_MSR_ERRI CAN_MSR_ERRI_Msk /*!<Error Interrupt */
1828 #define CAN_MSR_WKUI_Pos (3U)
1829 #define CAN_MSR_WKUI_Msk (0x1U << CAN_MSR_WKUI_Pos) /*!< 0x00000008 */
1830 #define CAN_MSR_WKUI CAN_MSR_WKUI_Msk /*!<Wakeup Interrupt */
1831 #define CAN_MSR_SLAKI_Pos (4U)
1832 #define CAN_MSR_SLAKI_Msk (0x1U << CAN_MSR_SLAKI_Pos) /*!< 0x00000010 */
1833 #define CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk /*!<Sleep Acknowledge Interrupt */
1834 #define CAN_MSR_TXM_Pos (8U)
1835 #define CAN_MSR_TXM_Msk (0x1U << CAN_MSR_TXM_Pos) /*!< 0x00000100 */
1836 #define CAN_MSR_TXM CAN_MSR_TXM_Msk /*!<Transmit Mode */
1837 #define CAN_MSR_RXM_Pos (9U)
1838 #define CAN_MSR_RXM_Msk (0x1U << CAN_MSR_RXM_Pos) /*!< 0x00000200 */
1839 #define CAN_MSR_RXM CAN_MSR_RXM_Msk /*!<Receive Mode */
1840 #define CAN_MSR_SAMP_Pos (10U)
1841 #define CAN_MSR_SAMP_Msk (0x1U << CAN_MSR_SAMP_Pos) /*!< 0x00000400 */
1842 #define CAN_MSR_SAMP CAN_MSR_SAMP_Msk /*!<Last Sample Point */
1843 #define CAN_MSR_RX_Pos (11U)
1844 #define CAN_MSR_RX_Msk (0x1U << CAN_MSR_RX_Pos) /*!< 0x00000800 */
1845 #define CAN_MSR_RX CAN_MSR_RX_Msk /*!<CAN Rx Signal */
1846
1847 /******************* Bit definition for CAN_TSR register ********************/
1848 #define CAN_TSR_RQCP0_Pos (0U)
1849 #define CAN_TSR_RQCP0_Msk (0x1U << CAN_TSR_RQCP0_Pos) /*!< 0x00000001 */
1850 #define CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk /*!<Request Completed Mailbox0 */
1851 #define CAN_TSR_TXOK0_Pos (1U)
1852 #define CAN_TSR_TXOK0_Msk (0x1U << CAN_TSR_TXOK0_Pos) /*!< 0x00000002 */
1853 #define CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk /*!<Transmission OK of Mailbox0 */
1854 #define CAN_TSR_ALST0_Pos (2U)
1855 #define CAN_TSR_ALST0_Msk (0x1U << CAN_TSR_ALST0_Pos) /*!< 0x00000004 */
1856 #define CAN_TSR_ALST0 CAN_TSR_ALST0_Msk /*!<Arbitration Lost for Mailbox0 */
1857 #define CAN_TSR_TERR0_Pos (3U)
1858 #define CAN_TSR_TERR0_Msk (0x1U << CAN_TSR_TERR0_Pos) /*!< 0x00000008 */
1859 #define CAN_TSR_TERR0 CAN_TSR_TERR0_Msk /*!<Transmission Error of Mailbox0 */
1860 #define CAN_TSR_ABRQ0_Pos (7U)
1861 #define CAN_TSR_ABRQ0_Msk (0x1U << CAN_TSR_ABRQ0_Pos) /*!< 0x00000080 */
1862 #define CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk /*!<Abort Request for Mailbox0 */
1863 #define CAN_TSR_RQCP1_Pos (8U)
1864 #define CAN_TSR_RQCP1_Msk (0x1U << CAN_TSR_RQCP1_Pos) /*!< 0x00000100 */
1865 #define CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk /*!<Request Completed Mailbox1 */
1866 #define CAN_TSR_TXOK1_Pos (9U)
1867 #define CAN_TSR_TXOK1_Msk (0x1U << CAN_TSR_TXOK1_Pos) /*!< 0x00000200 */
1868 #define CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk /*!<Transmission OK of Mailbox1 */
1869 #define CAN_TSR_ALST1_Pos (10U)
1870 #define CAN_TSR_ALST1_Msk (0x1U << CAN_TSR_ALST1_Pos) /*!< 0x00000400 */
1871 #define CAN_TSR_ALST1 CAN_TSR_ALST1_Msk /*!<Arbitration Lost for Mailbox1 */
1872 #define CAN_TSR_TERR1_Pos (11U)
1873 #define CAN_TSR_TERR1_Msk (0x1U << CAN_TSR_TERR1_Pos) /*!< 0x00000800 */
1874 #define CAN_TSR_TERR1 CAN_TSR_TERR1_Msk /*!<Transmission Error of Mailbox1 */
1875 #define CAN_TSR_ABRQ1_Pos (15U)
1876 #define CAN_TSR_ABRQ1_Msk (0x1U << CAN_TSR_ABRQ1_Pos) /*!< 0x00008000 */
1877 #define CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk /*!<Abort Request for Mailbox 1 */
1878 #define CAN_TSR_RQCP2_Pos (16U)
1879 #define CAN_TSR_RQCP2_Msk (0x1U << CAN_TSR_RQCP2_Pos) /*!< 0x00010000 */
1880 #define CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk /*!<Request Completed Mailbox2 */
1881 #define CAN_TSR_TXOK2_Pos (17U)
1882 #define CAN_TSR_TXOK2_Msk (0x1U << CAN_TSR_TXOK2_Pos) /*!< 0x00020000 */
1883 #define CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk /*!<Transmission OK of Mailbox 2 */
1884 #define CAN_TSR_ALST2_Pos (18U)
1885 #define CAN_TSR_ALST2_Msk (0x1U << CAN_TSR_ALST2_Pos) /*!< 0x00040000 */
1886 #define CAN_TSR_ALST2 CAN_TSR_ALST2_Msk /*!<Arbitration Lost for mailbox 2 */
1887 #define CAN_TSR_TERR2_Pos (19U)
1888 #define CAN_TSR_TERR2_Msk (0x1U << CAN_TSR_TERR2_Pos) /*!< 0x00080000 */
1889 #define CAN_TSR_TERR2 CAN_TSR_TERR2_Msk /*!<Transmission Error of Mailbox 2 */
1890 #define CAN_TSR_ABRQ2_Pos (23U)
1891 #define CAN_TSR_ABRQ2_Msk (0x1U << CAN_TSR_ABRQ2_Pos) /*!< 0x00800000 */
1892 #define CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk /*!<Abort Request for Mailbox 2 */
1893 #define CAN_TSR_CODE_Pos (24U)
1894 #define CAN_TSR_CODE_Msk (0x3U << CAN_TSR_CODE_Pos) /*!< 0x03000000 */
1895 #define CAN_TSR_CODE CAN_TSR_CODE_Msk /*!<Mailbox Code */
1896
1897 #define CAN_TSR_TME_Pos (26U)
1898 #define CAN_TSR_TME_Msk (0x7U << CAN_TSR_TME_Pos) /*!< 0x1C000000 */
1899 #define CAN_TSR_TME CAN_TSR_TME_Msk /*!<TME[2:0] bits */
1900 #define CAN_TSR_TME0_Pos (26U)
1901 #define CAN_TSR_TME0_Msk (0x1U << CAN_TSR_TME0_Pos) /*!< 0x04000000 */
1902 #define CAN_TSR_TME0 CAN_TSR_TME0_Msk /*!<Transmit Mailbox 0 Empty */
1903 #define CAN_TSR_TME1_Pos (27U)
1904 #define CAN_TSR_TME1_Msk (0x1U << CAN_TSR_TME1_Pos) /*!< 0x08000000 */
1905 #define CAN_TSR_TME1 CAN_TSR_TME1_Msk /*!<Transmit Mailbox 1 Empty */
1906 #define CAN_TSR_TME2_Pos (28U)
1907 #define CAN_TSR_TME2_Msk (0x1U << CAN_TSR_TME2_Pos) /*!< 0x10000000 */
1908 #define CAN_TSR_TME2 CAN_TSR_TME2_Msk /*!<Transmit Mailbox 2 Empty */
1909
1910 #define CAN_TSR_LOW_Pos (29U)
1911 #define CAN_TSR_LOW_Msk (0x7U << CAN_TSR_LOW_Pos) /*!< 0xE0000000 */
1912 #define CAN_TSR_LOW CAN_TSR_LOW_Msk /*!<LOW[2:0] bits */
1913 #define CAN_TSR_LOW0_Pos (29U)
1914 #define CAN_TSR_LOW0_Msk (0x1U << CAN_TSR_LOW0_Pos) /*!< 0x20000000 */
1915 #define CAN_TSR_LOW0 CAN_TSR_LOW0_Msk /*!<Lowest Priority Flag for Mailbox 0 */
1916 #define CAN_TSR_LOW1_Pos (30U)
1917 #define CAN_TSR_LOW1_Msk (0x1U << CAN_TSR_LOW1_Pos) /*!< 0x40000000 */
1918 #define CAN_TSR_LOW1 CAN_TSR_LOW1_Msk /*!<Lowest Priority Flag for Mailbox 1 */
1919 #define CAN_TSR_LOW2_Pos (31U)
1920 #define CAN_TSR_LOW2_Msk (0x1U << CAN_TSR_LOW2_Pos) /*!< 0x80000000 */
1921 #define CAN_TSR_LOW2 CAN_TSR_LOW2_Msk /*!<Lowest Priority Flag for Mailbox 2 */
1922
1923 /******************* Bit definition for CAN_RF0R register *******************/
1924 #define CAN_RF0R_FMP0_Pos (0U)
1925 #define CAN_RF0R_FMP0_Msk (0x3U << CAN_RF0R_FMP0_Pos) /*!< 0x00000003 */
1926 #define CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk /*!<FIFO 0 Message Pending */
1927 #define CAN_RF0R_FULL0_Pos (3U)
1928 #define CAN_RF0R_FULL0_Msk (0x1U << CAN_RF0R_FULL0_Pos) /*!< 0x00000008 */
1929 #define CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk /*!<FIFO 0 Full */
1930 #define CAN_RF0R_FOVR0_Pos (4U)
1931 #define CAN_RF0R_FOVR0_Msk (0x1U << CAN_RF0R_FOVR0_Pos) /*!< 0x00000010 */
1932 #define CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk /*!<FIFO 0 Overrun */
1933 #define CAN_RF0R_RFOM0_Pos (5U)
1934 #define CAN_RF0R_RFOM0_Msk (0x1U << CAN_RF0R_RFOM0_Pos) /*!< 0x00000020 */
1935 #define CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk /*!<Release FIFO 0 Output Mailbox */
1936
1937 /******************* Bit definition for CAN_RF1R register *******************/
1938 #define CAN_RF1R_FMP1_Pos (0U)
1939 #define CAN_RF1R_FMP1_Msk (0x3U << CAN_RF1R_FMP1_Pos) /*!< 0x00000003 */
1940 #define CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk /*!<FIFO 1 Message Pending */
1941 #define CAN_RF1R_FULL1_Pos (3U)
1942 #define CAN_RF1R_FULL1_Msk (0x1U << CAN_RF1R_FULL1_Pos) /*!< 0x00000008 */
1943 #define CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk /*!<FIFO 1 Full */
1944 #define CAN_RF1R_FOVR1_Pos (4U)
1945 #define CAN_RF1R_FOVR1_Msk (0x1U << CAN_RF1R_FOVR1_Pos) /*!< 0x00000010 */
1946 #define CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk /*!<FIFO 1 Overrun */
1947 #define CAN_RF1R_RFOM1_Pos (5U)
1948 #define CAN_RF1R_RFOM1_Msk (0x1U << CAN_RF1R_RFOM1_Pos) /*!< 0x00000020 */
1949 #define CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk /*!<Release FIFO 1 Output Mailbox */
1950
1951 /******************** Bit definition for CAN_IER register *******************/
1952 #define CAN_IER_TMEIE_Pos (0U)
1953 #define CAN_IER_TMEIE_Msk (0x1U << CAN_IER_TMEIE_Pos) /*!< 0x00000001 */
1954 #define CAN_IER_TMEIE CAN_IER_TMEIE_Msk /*!<Transmit Mailbox Empty Interrupt Enable */
1955 #define CAN_IER_FMPIE0_Pos (1U)
1956 #define CAN_IER_FMPIE0_Msk (0x1U << CAN_IER_FMPIE0_Pos) /*!< 0x00000002 */
1957 #define CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk /*!<FIFO Message Pending Interrupt Enable */
1958 #define CAN_IER_FFIE0_Pos (2U)
1959 #define CAN_IER_FFIE0_Msk (0x1U << CAN_IER_FFIE0_Pos) /*!< 0x00000004 */
1960 #define CAN_IER_FFIE0 CAN_IER_FFIE0_Msk /*!<FIFO Full Interrupt Enable */
1961 #define CAN_IER_FOVIE0_Pos (3U)
1962 #define CAN_IER_FOVIE0_Msk (0x1U << CAN_IER_FOVIE0_Pos) /*!< 0x00000008 */
1963 #define CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk /*!<FIFO Overrun Interrupt Enable */
1964 #define CAN_IER_FMPIE1_Pos (4U)
1965 #define CAN_IER_FMPIE1_Msk (0x1U << CAN_IER_FMPIE1_Pos) /*!< 0x00000010 */
1966 #define CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk /*!<FIFO Message Pending Interrupt Enable */
1967 #define CAN_IER_FFIE1_Pos (5U)
1968 #define CAN_IER_FFIE1_Msk (0x1U << CAN_IER_FFIE1_Pos) /*!< 0x00000020 */
1969 #define CAN_IER_FFIE1 CAN_IER_FFIE1_Msk /*!<FIFO Full Interrupt Enable */
1970 #define CAN_IER_FOVIE1_Pos (6U)
1971 #define CAN_IER_FOVIE1_Msk (0x1U << CAN_IER_FOVIE1_Pos) /*!< 0x00000040 */
1972 #define CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk /*!<FIFO Overrun Interrupt Enable */
1973 #define CAN_IER_EWGIE_Pos (8U)
1974 #define CAN_IER_EWGIE_Msk (0x1U << CAN_IER_EWGIE_Pos) /*!< 0x00000100 */
1975 #define CAN_IER_EWGIE CAN_IER_EWGIE_Msk /*!<Error Warning Interrupt Enable */
1976 #define CAN_IER_EPVIE_Pos (9U)
1977 #define CAN_IER_EPVIE_Msk (0x1U << CAN_IER_EPVIE_Pos) /*!< 0x00000200 */
1978 #define CAN_IER_EPVIE CAN_IER_EPVIE_Msk /*!<Error Passive Interrupt Enable */
1979 #define CAN_IER_BOFIE_Pos (10U)
1980 #define CAN_IER_BOFIE_Msk (0x1U << CAN_IER_BOFIE_Pos) /*!< 0x00000400 */
1981 #define CAN_IER_BOFIE CAN_IER_BOFIE_Msk /*!<Bus-Off Interrupt Enable */
1982 #define CAN_IER_LECIE_Pos (11U)
1983 #define CAN_IER_LECIE_Msk (0x1U << CAN_IER_LECIE_Pos) /*!< 0x00000800 */
1984 #define CAN_IER_LECIE CAN_IER_LECIE_Msk /*!<Last Error Code Interrupt Enable */
1985 #define CAN_IER_ERRIE_Pos (15U)
1986 #define CAN_IER_ERRIE_Msk (0x1U << CAN_IER_ERRIE_Pos) /*!< 0x00008000 */
1987 #define CAN_IER_ERRIE CAN_IER_ERRIE_Msk /*!<Error Interrupt Enable */
1988 #define CAN_IER_WKUIE_Pos (16U)
1989 #define CAN_IER_WKUIE_Msk (0x1U << CAN_IER_WKUIE_Pos) /*!< 0x00010000 */
1990 #define CAN_IER_WKUIE CAN_IER_WKUIE_Msk /*!<Wakeup Interrupt Enable */
1991 #define CAN_IER_SLKIE_Pos (17U)
1992 #define CAN_IER_SLKIE_Msk (0x1U << CAN_IER_SLKIE_Pos) /*!< 0x00020000 */
1993 #define CAN_IER_SLKIE CAN_IER_SLKIE_Msk /*!<Sleep Interrupt Enable */
1994 #define CAN_IER_EWGIE_Pos (8U)
1995
1996 /******************** Bit definition for CAN_ESR register *******************/
1997 #define CAN_ESR_EWGF_Pos (0U)
1998 #define CAN_ESR_EWGF_Msk (0x1U << CAN_ESR_EWGF_Pos) /*!< 0x00000001 */
1999 #define CAN_ESR_EWGF CAN_ESR_EWGF_Msk /*!<Error Warning Flag */
2000 #define CAN_ESR_EPVF_Pos (1U)
2001 #define CAN_ESR_EPVF_Msk (0x1U << CAN_ESR_EPVF_Pos) /*!< 0x00000002 */
2002 #define CAN_ESR_EPVF CAN_ESR_EPVF_Msk /*!<Error Passive Flag */
2003 #define CAN_ESR_BOFF_Pos (2U)
2004 #define CAN_ESR_BOFF_Msk (0x1U << CAN_ESR_BOFF_Pos) /*!< 0x00000004 */
2005 #define CAN_ESR_BOFF CAN_ESR_BOFF_Msk /*!<Bus-Off Flag */
2006
2007 #define CAN_ESR_LEC_Pos (4U)
2008 #define CAN_ESR_LEC_Msk (0x7U << CAN_ESR_LEC_Pos) /*!< 0x00000070 */
2009 #define CAN_ESR_LEC CAN_ESR_LEC_Msk /*!<LEC[2:0] bits (Last Error Code) */
2010 #define CAN_ESR_LEC_0 (0x1U << CAN_ESR_LEC_Pos) /*!< 0x00000010 */
2011 #define CAN_ESR_LEC_1 (0x2U << CAN_ESR_LEC_Pos) /*!< 0x00000020 */
2012 #define CAN_ESR_LEC_2 (0x4U << CAN_ESR_LEC_Pos) /*!< 0x00000040 */
2013
2014 #define CAN_ESR_TEC_Pos (16U)
2015 #define CAN_ESR_TEC_Msk (0xFFU << CAN_ESR_TEC_Pos) /*!< 0x00FF0000 */
2016 #define CAN_ESR_TEC CAN_ESR_TEC_Msk /*!<Least significant byte of the 9-bit Transmit Error Counter */
2017 #define CAN_ESR_REC_Pos (24U)
2018 #define CAN_ESR_REC_Msk (0xFFU << CAN_ESR_REC_Pos) /*!< 0xFF000000 */
2019 #define CAN_ESR_REC CAN_ESR_REC_Msk /*!<Receive Error Counter */
2020
2021 /******************* Bit definition for CAN_BTR register ********************/
2022 #define CAN_BTR_BRP_Pos (0U)
2023 #define CAN_BTR_BRP_Msk (0x3FFU << CAN_BTR_BRP_Pos) /*!< 0x000003FF */
2024 #define CAN_BTR_BRP CAN_BTR_BRP_Msk /*!<Baud Rate Prescaler */
2025 #define CAN_BTR_TS1_Pos (16U)
2026 #define CAN_BTR_TS1_Msk (0xFU << CAN_BTR_TS1_Pos) /*!< 0x000F0000 */
2027 #define CAN_BTR_TS1 CAN_BTR_TS1_Msk /*!<Time Segment 1 */
2028 #define CAN_BTR_TS1_0 (0x1U << CAN_BTR_TS1_Pos) /*!< 0x00010000 */
2029 #define CAN_BTR_TS1_1 (0x2U << CAN_BTR_TS1_Pos) /*!< 0x00020000 */
2030 #define CAN_BTR_TS1_2 (0x4U << CAN_BTR_TS1_Pos) /*!< 0x00040000 */
2031 #define CAN_BTR_TS1_3 (0x8U << CAN_BTR_TS1_Pos) /*!< 0x00080000 */
2032 #define CAN_BTR_TS2_Pos (20U)
2033 #define CAN_BTR_TS2_Msk (0x7U << CAN_BTR_TS2_Pos) /*!< 0x00700000 */
2034 #define CAN_BTR_TS2 CAN_BTR_TS2_Msk /*!<Time Segment 2 */
2035 #define CAN_BTR_TS2_0 (0x1U << CAN_BTR_TS2_Pos) /*!< 0x00100000 */
2036 #define CAN_BTR_TS2_1 (0x2U << CAN_BTR_TS2_Pos) /*!< 0x00200000 */
2037 #define CAN_BTR_TS2_2 (0x4U << CAN_BTR_TS2_Pos) /*!< 0x00400000 */
2038 #define CAN_BTR_SJW_Pos (24U)
2039 #define CAN_BTR_SJW_Msk (0x3U << CAN_BTR_SJW_Pos) /*!< 0x03000000 */
2040 #define CAN_BTR_SJW CAN_BTR_SJW_Msk /*!<Resynchronization Jump Width */
2041 #define CAN_BTR_SJW_0 (0x1U << CAN_BTR_SJW_Pos) /*!< 0x01000000 */
2042 #define CAN_BTR_SJW_1 (0x2U << CAN_BTR_SJW_Pos) /*!< 0x02000000 */
2043 #define CAN_BTR_LBKM_Pos (30U)
2044 #define CAN_BTR_LBKM_Msk (0x1U << CAN_BTR_LBKM_Pos) /*!< 0x40000000 */
2045 #define CAN_BTR_LBKM CAN_BTR_LBKM_Msk /*!<Loop Back Mode (Debug) */
2046 #define CAN_BTR_SILM_Pos (31U)
2047 #define CAN_BTR_SILM_Msk (0x1U << CAN_BTR_SILM_Pos) /*!< 0x80000000 */
2048 #define CAN_BTR_SILM CAN_BTR_SILM_Msk /*!<Silent Mode */
2049
2050
2051 /*!<Mailbox registers */
2052 /****************** Bit definition for CAN_TI0R register ********************/
2053 #define CAN_TI0R_TXRQ_Pos (0U)
2054 #define CAN_TI0R_TXRQ_Msk (0x1U << CAN_TI0R_TXRQ_Pos) /*!< 0x00000001 */
2055 #define CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk /*!<Transmit Mailbox Request */
2056 #define CAN_TI0R_RTR_Pos (1U)
2057 #define CAN_TI0R_RTR_Msk (0x1U << CAN_TI0R_RTR_Pos) /*!< 0x00000002 */
2058 #define CAN_TI0R_RTR CAN_TI0R_RTR_Msk /*!<Remote Transmission Request */
2059 #define CAN_TI0R_IDE_Pos (2U)
2060 #define CAN_TI0R_IDE_Msk (0x1U << CAN_TI0R_IDE_Pos) /*!< 0x00000004 */
2061 #define CAN_TI0R_IDE CAN_TI0R_IDE_Msk /*!<Identifier Extension */
2062 #define CAN_TI0R_EXID_Pos (3U)
2063 #define CAN_TI0R_EXID_Msk (0x3FFFFU << CAN_TI0R_EXID_Pos) /*!< 0x001FFFF8 */
2064 #define CAN_TI0R_EXID CAN_TI0R_EXID_Msk /*!<Extended Identifier */
2065 #define CAN_TI0R_STID_Pos (21U)
2066 #define CAN_TI0R_STID_Msk (0x7FFU << CAN_TI0R_STID_Pos) /*!< 0xFFE00000 */
2067 #define CAN_TI0R_STID CAN_TI0R_STID_Msk /*!<Standard Identifier or Extended Identifier */
2068
2069 /****************** Bit definition for CAN_TDT0R register *******************/
2070 #define CAN_TDT0R_DLC_Pos (0U)
2071 #define CAN_TDT0R_DLC_Msk (0xFU << CAN_TDT0R_DLC_Pos) /*!< 0x0000000F */
2072 #define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk /*!<Data Length Code */
2073 #define CAN_TDT0R_TGT_Pos (8U)
2074 #define CAN_TDT0R_TGT_Msk (0x1U << CAN_TDT0R_TGT_Pos) /*!< 0x00000100 */
2075 #define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk /*!<Transmit Global Time */
2076 #define CAN_TDT0R_TIME_Pos (16U)
2077 #define CAN_TDT0R_TIME_Msk (0xFFFFU << CAN_TDT0R_TIME_Pos) /*!< 0xFFFF0000 */
2078 #define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk /*!<Message Time Stamp */
2079
2080 /****************** Bit definition for CAN_TDL0R register *******************/
2081 #define CAN_TDL0R_DATA0_Pos (0U)
2082 #define CAN_TDL0R_DATA0_Msk (0xFFU << CAN_TDL0R_DATA0_Pos) /*!< 0x000000FF */
2083 #define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk /*!<Data byte 0 */
2084 #define CAN_TDL0R_DATA1_Pos (8U)
2085 #define CAN_TDL0R_DATA1_Msk (0xFFU << CAN_TDL0R_DATA1_Pos) /*!< 0x0000FF00 */
2086 #define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk /*!<Data byte 1 */
2087 #define CAN_TDL0R_DATA2_Pos (16U)
2088 #define CAN_TDL0R_DATA2_Msk (0xFFU << CAN_TDL0R_DATA2_Pos) /*!< 0x00FF0000 */
2089 #define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk /*!<Data byte 2 */
2090 #define CAN_TDL0R_DATA3_Pos (24U)
2091 #define CAN_TDL0R_DATA3_Msk (0xFFU << CAN_TDL0R_DATA3_Pos) /*!< 0xFF000000 */
2092 #define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk /*!<Data byte 3 */
2093
2094 /****************** Bit definition for CAN_TDH0R register *******************/
2095 #define CAN_TDH0R_DATA4_Pos (0U)
2096 #define CAN_TDH0R_DATA4_Msk (0xFFU << CAN_TDH0R_DATA4_Pos) /*!< 0x000000FF */
2097 #define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk /*!<Data byte 4 */
2098 #define CAN_TDH0R_DATA5_Pos (8U)
2099 #define CAN_TDH0R_DATA5_Msk (0xFFU << CAN_TDH0R_DATA5_Pos) /*!< 0x0000FF00 */
2100 #define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk /*!<Data byte 5 */
2101 #define CAN_TDH0R_DATA6_Pos (16U)
2102 #define CAN_TDH0R_DATA6_Msk (0xFFU << CAN_TDH0R_DATA6_Pos) /*!< 0x00FF0000 */
2103 #define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk /*!<Data byte 6 */
2104 #define CAN_TDH0R_DATA7_Pos (24U)
2105 #define CAN_TDH0R_DATA7_Msk (0xFFU << CAN_TDH0R_DATA7_Pos) /*!< 0xFF000000 */
2106 #define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk /*!<Data byte 7 */
2107
2108 /******************* Bit definition for CAN_TI1R register *******************/
2109 #define CAN_TI1R_TXRQ_Pos (0U)
2110 #define CAN_TI1R_TXRQ_Msk (0x1U << CAN_TI1R_TXRQ_Pos) /*!< 0x00000001 */
2111 #define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk /*!<Transmit Mailbox Request */
2112 #define CAN_TI1R_RTR_Pos (1U)
2113 #define CAN_TI1R_RTR_Msk (0x1U << CAN_TI1R_RTR_Pos) /*!< 0x00000002 */
2114 #define CAN_TI1R_RTR CAN_TI1R_RTR_Msk /*!<Remote Transmission Request */
2115 #define CAN_TI1R_IDE_Pos (2U)
2116 #define CAN_TI1R_IDE_Msk (0x1U << CAN_TI1R_IDE_Pos) /*!< 0x00000004 */
2117 #define CAN_TI1R_IDE CAN_TI1R_IDE_Msk /*!<Identifier Extension */
2118 #define CAN_TI1R_EXID_Pos (3U)
2119 #define CAN_TI1R_EXID_Msk (0x3FFFFU << CAN_TI1R_EXID_Pos) /*!< 0x001FFFF8 */
2120 #define CAN_TI1R_EXID CAN_TI1R_EXID_Msk /*!<Extended Identifier */
2121 #define CAN_TI1R_STID_Pos (21U)
2122 #define CAN_TI1R_STID_Msk (0x7FFU << CAN_TI1R_STID_Pos) /*!< 0xFFE00000 */
2123 #define CAN_TI1R_STID CAN_TI1R_STID_Msk /*!<Standard Identifier or Extended Identifier */
2124
2125 /******************* Bit definition for CAN_TDT1R register ******************/
2126 #define CAN_TDT1R_DLC_Pos (0U)
2127 #define CAN_TDT1R_DLC_Msk (0xFU << CAN_TDT1R_DLC_Pos) /*!< 0x0000000F */
2128 #define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk /*!<Data Length Code */
2129 #define CAN_TDT1R_TGT_Pos (8U)
2130 #define CAN_TDT1R_TGT_Msk (0x1U << CAN_TDT1R_TGT_Pos) /*!< 0x00000100 */
2131 #define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk /*!<Transmit Global Time */
2132 #define CAN_TDT1R_TIME_Pos (16U)
2133 #define CAN_TDT1R_TIME_Msk (0xFFFFU << CAN_TDT1R_TIME_Pos) /*!< 0xFFFF0000 */
2134 #define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk /*!<Message Time Stamp */
2135
2136 /******************* Bit definition for CAN_TDL1R register ******************/
2137 #define CAN_TDL1R_DATA0_Pos (0U)
2138 #define CAN_TDL1R_DATA0_Msk (0xFFU << CAN_TDL1R_DATA0_Pos) /*!< 0x000000FF */
2139 #define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk /*!<Data byte 0 */
2140 #define CAN_TDL1R_DATA1_Pos (8U)
2141 #define CAN_TDL1R_DATA1_Msk (0xFFU << CAN_TDL1R_DATA1_Pos) /*!< 0x0000FF00 */
2142 #define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk /*!<Data byte 1 */
2143 #define CAN_TDL1R_DATA2_Pos (16U)
2144 #define CAN_TDL1R_DATA2_Msk (0xFFU << CAN_TDL1R_DATA2_Pos) /*!< 0x00FF0000 */
2145 #define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk /*!<Data byte 2 */
2146 #define CAN_TDL1R_DATA3_Pos (24U)
2147 #define CAN_TDL1R_DATA3_Msk (0xFFU << CAN_TDL1R_DATA3_Pos) /*!< 0xFF000000 */
2148 #define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk /*!<Data byte 3 */
2149
2150 /******************* Bit definition for CAN_TDH1R register ******************/
2151 #define CAN_TDH1R_DATA4_Pos (0U)
2152 #define CAN_TDH1R_DATA4_Msk (0xFFU << CAN_TDH1R_DATA4_Pos) /*!< 0x000000FF */
2153 #define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk /*!<Data byte 4 */
2154 #define CAN_TDH1R_DATA5_Pos (8U)
2155 #define CAN_TDH1R_DATA5_Msk (0xFFU << CAN_TDH1R_DATA5_Pos) /*!< 0x0000FF00 */
2156 #define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk /*!<Data byte 5 */
2157 #define CAN_TDH1R_DATA6_Pos (16U)
2158 #define CAN_TDH1R_DATA6_Msk (0xFFU << CAN_TDH1R_DATA6_Pos) /*!< 0x00FF0000 */
2159 #define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk /*!<Data byte 6 */
2160 #define CAN_TDH1R_DATA7_Pos (24U)
2161 #define CAN_TDH1R_DATA7_Msk (0xFFU << CAN_TDH1R_DATA7_Pos) /*!< 0xFF000000 */
2162 #define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk /*!<Data byte 7 */
2163
2164 /******************* Bit definition for CAN_TI2R register *******************/
2165 #define CAN_TI2R_TXRQ_Pos (0U)
2166 #define CAN_TI2R_TXRQ_Msk (0x1U << CAN_TI2R_TXRQ_Pos) /*!< 0x00000001 */
2167 #define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk /*!<Transmit Mailbox Request */
2168 #define CAN_TI2R_RTR_Pos (1U)
2169 #define CAN_TI2R_RTR_Msk (0x1U << CAN_TI2R_RTR_Pos) /*!< 0x00000002 */
2170 #define CAN_TI2R_RTR CAN_TI2R_RTR_Msk /*!<Remote Transmission Request */
2171 #define CAN_TI2R_IDE_Pos (2U)
2172 #define CAN_TI2R_IDE_Msk (0x1U << CAN_TI2R_IDE_Pos) /*!< 0x00000004 */
2173 #define CAN_TI2R_IDE CAN_TI2R_IDE_Msk /*!<Identifier Extension */
2174 #define CAN_TI2R_EXID_Pos (3U)
2175 #define CAN_TI2R_EXID_Msk (0x3FFFFU << CAN_TI2R_EXID_Pos) /*!< 0x001FFFF8 */
2176 #define CAN_TI2R_EXID CAN_TI2R_EXID_Msk /*!<Extended identifier */
2177 #define CAN_TI2R_STID_Pos (21U)
2178 #define CAN_TI2R_STID_Msk (0x7FFU << CAN_TI2R_STID_Pos) /*!< 0xFFE00000 */
2179 #define CAN_TI2R_STID CAN_TI2R_STID_Msk /*!<Standard Identifier or Extended Identifier */
2180
2181 /******************* Bit definition for CAN_TDT2R register ******************/
2182 #define CAN_TDT2R_DLC_Pos (0U)
2183 #define CAN_TDT2R_DLC_Msk (0xFU << CAN_TDT2R_DLC_Pos) /*!< 0x0000000F */
2184 #define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk /*!<Data Length Code */
2185 #define CAN_TDT2R_TGT_Pos (8U)
2186 #define CAN_TDT2R_TGT_Msk (0x1U << CAN_TDT2R_TGT_Pos) /*!< 0x00000100 */
2187 #define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk /*!<Transmit Global Time */
2188 #define CAN_TDT2R_TIME_Pos (16U)
2189 #define CAN_TDT2R_TIME_Msk (0xFFFFU << CAN_TDT2R_TIME_Pos) /*!< 0xFFFF0000 */
2190 #define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk /*!<Message Time Stamp */
2191
2192 /******************* Bit definition for CAN_TDL2R register ******************/
2193 #define CAN_TDL2R_DATA0_Pos (0U)
2194 #define CAN_TDL2R_DATA0_Msk (0xFFU << CAN_TDL2R_DATA0_Pos) /*!< 0x000000FF */
2195 #define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk /*!<Data byte 0 */
2196 #define CAN_TDL2R_DATA1_Pos (8U)
2197 #define CAN_TDL2R_DATA1_Msk (0xFFU << CAN_TDL2R_DATA1_Pos) /*!< 0x0000FF00 */
2198 #define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk /*!<Data byte 1 */
2199 #define CAN_TDL2R_DATA2_Pos (16U)
2200 #define CAN_TDL2R_DATA2_Msk (0xFFU << CAN_TDL2R_DATA2_Pos) /*!< 0x00FF0000 */
2201 #define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk /*!<Data byte 2 */
2202 #define CAN_TDL2R_DATA3_Pos (24U)
2203 #define CAN_TDL2R_DATA3_Msk (0xFFU << CAN_TDL2R_DATA3_Pos) /*!< 0xFF000000 */
2204 #define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk /*!<Data byte 3 */
2205
2206 /******************* Bit definition for CAN_TDH2R register ******************/
2207 #define CAN_TDH2R_DATA4_Pos (0U)
2208 #define CAN_TDH2R_DATA4_Msk (0xFFU << CAN_TDH2R_DATA4_Pos) /*!< 0x000000FF */
2209 #define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk /*!<Data byte 4 */
2210 #define CAN_TDH2R_DATA5_Pos (8U)
2211 #define CAN_TDH2R_DATA5_Msk (0xFFU << CAN_TDH2R_DATA5_Pos) /*!< 0x0000FF00 */
2212 #define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk /*!<Data byte 5 */
2213 #define CAN_TDH2R_DATA6_Pos (16U)
2214 #define CAN_TDH2R_DATA6_Msk (0xFFU << CAN_TDH2R_DATA6_Pos) /*!< 0x00FF0000 */
2215 #define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk /*!<Data byte 6 */
2216 #define CAN_TDH2R_DATA7_Pos (24U)
2217 #define CAN_TDH2R_DATA7_Msk (0xFFU << CAN_TDH2R_DATA7_Pos) /*!< 0xFF000000 */
2218 #define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk /*!<Data byte 7 */
2219
2220 /******************* Bit definition for CAN_RI0R register *******************/
2221 #define CAN_RI0R_RTR_Pos (1U)
2222 #define CAN_RI0R_RTR_Msk (0x1U << CAN_RI0R_RTR_Pos) /*!< 0x00000002 */
2223 #define CAN_RI0R_RTR CAN_RI0R_RTR_Msk /*!<Remote Transmission Request */
2224 #define CAN_RI0R_IDE_Pos (2U)
2225 #define CAN_RI0R_IDE_Msk (0x1U << CAN_RI0R_IDE_Pos) /*!< 0x00000004 */
2226 #define CAN_RI0R_IDE CAN_RI0R_IDE_Msk /*!<Identifier Extension */
2227 #define CAN_RI0R_EXID_Pos (3U)
2228 #define CAN_RI0R_EXID_Msk (0x3FFFFU << CAN_RI0R_EXID_Pos) /*!< 0x001FFFF8 */
2229 #define CAN_RI0R_EXID CAN_RI0R_EXID_Msk /*!<Extended Identifier */
2230 #define CAN_RI0R_STID_Pos (21U)
2231 #define CAN_RI0R_STID_Msk (0x7FFU << CAN_RI0R_STID_Pos) /*!< 0xFFE00000 */
2232 #define CAN_RI0R_STID CAN_RI0R_STID_Msk /*!<Standard Identifier or Extended Identifier */
2233
2234 /******************* Bit definition for CAN_RDT0R register ******************/
2235 #define CAN_RDT0R_DLC_Pos (0U)
2236 #define CAN_RDT0R_DLC_Msk (0xFU << CAN_RDT0R_DLC_Pos) /*!< 0x0000000F */
2237 #define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk /*!<Data Length Code */
2238 #define CAN_RDT0R_FMI_Pos (8U)
2239 #define CAN_RDT0R_FMI_Msk (0xFFU << CAN_RDT0R_FMI_Pos) /*!< 0x0000FF00 */
2240 #define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk /*!<Filter Match Index */
2241 #define CAN_RDT0R_TIME_Pos (16U)
2242 #define CAN_RDT0R_TIME_Msk (0xFFFFU << CAN_RDT0R_TIME_Pos) /*!< 0xFFFF0000 */
2243 #define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk /*!<Message Time Stamp */
2244
2245 /******************* Bit definition for CAN_RDL0R register ******************/
2246 #define CAN_RDL0R_DATA0_Pos (0U)
2247 #define CAN_RDL0R_DATA0_Msk (0xFFU << CAN_RDL0R_DATA0_Pos) /*!< 0x000000FF */
2248 #define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk /*!<Data byte 0 */
2249 #define CAN_RDL0R_DATA1_Pos (8U)
2250 #define CAN_RDL0R_DATA1_Msk (0xFFU << CAN_RDL0R_DATA1_Pos) /*!< 0x0000FF00 */
2251 #define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk /*!<Data byte 1 */
2252 #define CAN_RDL0R_DATA2_Pos (16U)
2253 #define CAN_RDL0R_DATA2_Msk (0xFFU << CAN_RDL0R_DATA2_Pos) /*!< 0x00FF0000 */
2254 #define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk /*!<Data byte 2 */
2255 #define CAN_RDL0R_DATA3_Pos (24U)
2256 #define CAN_RDL0R_DATA3_Msk (0xFFU << CAN_RDL0R_DATA3_Pos) /*!< 0xFF000000 */
2257 #define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk /*!<Data byte 3 */
2258
2259 /******************* Bit definition for CAN_RDH0R register ******************/
2260 #define CAN_RDH0R_DATA4_Pos (0U)
2261 #define CAN_RDH0R_DATA4_Msk (0xFFU << CAN_RDH0R_DATA4_Pos) /*!< 0x000000FF */
2262 #define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk /*!<Data byte 4 */
2263 #define CAN_RDH0R_DATA5_Pos (8U)
2264 #define CAN_RDH0R_DATA5_Msk (0xFFU << CAN_RDH0R_DATA5_Pos) /*!< 0x0000FF00 */
2265 #define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk /*!<Data byte 5 */
2266 #define CAN_RDH0R_DATA6_Pos (16U)
2267 #define CAN_RDH0R_DATA6_Msk (0xFFU << CAN_RDH0R_DATA6_Pos) /*!< 0x00FF0000 */
2268 #define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk /*!<Data byte 6 */
2269 #define CAN_RDH0R_DATA7_Pos (24U)
2270 #define CAN_RDH0R_DATA7_Msk (0xFFU << CAN_RDH0R_DATA7_Pos) /*!< 0xFF000000 */
2271 #define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk /*!<Data byte 7 */
2272
2273 /******************* Bit definition for CAN_RI1R register *******************/
2274 #define CAN_RI1R_RTR_Pos (1U)
2275 #define CAN_RI1R_RTR_Msk (0x1U << CAN_RI1R_RTR_Pos) /*!< 0x00000002 */
2276 #define CAN_RI1R_RTR CAN_RI1R_RTR_Msk /*!<Remote Transmission Request */
2277 #define CAN_RI1R_IDE_Pos (2U)
2278 #define CAN_RI1R_IDE_Msk (0x1U << CAN_RI1R_IDE_Pos) /*!< 0x00000004 */
2279 #define CAN_RI1R_IDE CAN_RI1R_IDE_Msk /*!<Identifier Extension */
2280 #define CAN_RI1R_EXID_Pos (3U)
2281 #define CAN_RI1R_EXID_Msk (0x3FFFFU << CAN_RI1R_EXID_Pos) /*!< 0x001FFFF8 */
2282 #define CAN_RI1R_EXID CAN_RI1R_EXID_Msk /*!<Extended identifier */
2283 #define CAN_RI1R_STID_Pos (21U)
2284 #define CAN_RI1R_STID_Msk (0x7FFU << CAN_RI1R_STID_Pos) /*!< 0xFFE00000 */
2285 #define CAN_RI1R_STID CAN_RI1R_STID_Msk /*!<Standard Identifier or Extended Identifier */
2286
2287 /******************* Bit definition for CAN_RDT1R register ******************/
2288 #define CAN_RDT1R_DLC_Pos (0U)
2289 #define CAN_RDT1R_DLC_Msk (0xFU << CAN_RDT1R_DLC_Pos) /*!< 0x0000000F */
2290 #define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk /*!<Data Length Code */
2291 #define CAN_RDT1R_FMI_Pos (8U)
2292 #define CAN_RDT1R_FMI_Msk (0xFFU << CAN_RDT1R_FMI_Pos) /*!< 0x0000FF00 */
2293 #define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk /*!<Filter Match Index */
2294 #define CAN_RDT1R_TIME_Pos (16U)
2295 #define CAN_RDT1R_TIME_Msk (0xFFFFU << CAN_RDT1R_TIME_Pos) /*!< 0xFFFF0000 */
2296 #define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk /*!<Message Time Stamp */
2297
2298 /******************* Bit definition for CAN_RDL1R register ******************/
2299 #define CAN_RDL1R_DATA0_Pos (0U)
2300 #define CAN_RDL1R_DATA0_Msk (0xFFU << CAN_RDL1R_DATA0_Pos) /*!< 0x000000FF */
2301 #define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk /*!<Data byte 0 */
2302 #define CAN_RDL1R_DATA1_Pos (8U)
2303 #define CAN_RDL1R_DATA1_Msk (0xFFU << CAN_RDL1R_DATA1_Pos) /*!< 0x0000FF00 */
2304 #define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk /*!<Data byte 1 */
2305 #define CAN_RDL1R_DATA2_Pos (16U)
2306 #define CAN_RDL1R_DATA2_Msk (0xFFU << CAN_RDL1R_DATA2_Pos) /*!< 0x00FF0000 */
2307 #define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk /*!<Data byte 2 */
2308 #define CAN_RDL1R_DATA3_Pos (24U)
2309 #define CAN_RDL1R_DATA3_Msk (0xFFU << CAN_RDL1R_DATA3_Pos) /*!< 0xFF000000 */
2310 #define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk /*!<Data byte 3 */
2311
2312 /******************* Bit definition for CAN_RDH1R register ******************/
2313 #define CAN_RDH1R_DATA4_Pos (0U)
2314 #define CAN_RDH1R_DATA4_Msk (0xFFU << CAN_RDH1R_DATA4_Pos) /*!< 0x000000FF */
2315 #define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk /*!<Data byte 4 */
2316 #define CAN_RDH1R_DATA5_Pos (8U)
2317 #define CAN_RDH1R_DATA5_Msk (0xFFU << CAN_RDH1R_DATA5_Pos) /*!< 0x0000FF00 */
2318 #define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk /*!<Data byte 5 */
2319 #define CAN_RDH1R_DATA6_Pos (16U)
2320 #define CAN_RDH1R_DATA6_Msk (0xFFU << CAN_RDH1R_DATA6_Pos) /*!< 0x00FF0000 */
2321 #define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk /*!<Data byte 6 */
2322 #define CAN_RDH1R_DATA7_Pos (24U)
2323 #define CAN_RDH1R_DATA7_Msk (0xFFU << CAN_RDH1R_DATA7_Pos) /*!< 0xFF000000 */
2324 #define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk /*!<Data byte 7 */
2325
2326 /*!<CAN filter registers */
2327 /******************* Bit definition for CAN_FMR register ********************/
2328 #define CAN_FMR_FINIT_Pos (0U)
2329 #define CAN_FMR_FINIT_Msk (0x1U << CAN_FMR_FINIT_Pos) /*!< 0x00000001 */
2330 #define CAN_FMR_FINIT CAN_FMR_FINIT_Msk /*!<Filter Init Mode */
2331 #define CAN_FMR_CAN2SB_Pos (8U)
2332 #define CAN_FMR_CAN2SB_Msk (0x3FU << CAN_FMR_CAN2SB_Pos) /*!< 0x00003F00 */
2333 #define CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk /*!<CAN2 start bank */
2334
2335 /******************* Bit definition for CAN_FM1R register *******************/
2336 #define CAN_FM1R_FBM_Pos (0U)
2337 #define CAN_FM1R_FBM_Msk (0xFFFFFFFU << CAN_FM1R_FBM_Pos) /*!< 0x0FFFFFFF */
2338 #define CAN_FM1R_FBM CAN_FM1R_FBM_Msk /*!<Filter Mode */
2339 #define CAN_FM1R_FBM0_Pos (0U)
2340 #define CAN_FM1R_FBM0_Msk (0x1U << CAN_FM1R_FBM0_Pos) /*!< 0x00000001 */
2341 #define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk /*!<Filter Init Mode bit 0 */
2342 #define CAN_FM1R_FBM1_Pos (1U)
2343 #define CAN_FM1R_FBM1_Msk (0x1U << CAN_FM1R_FBM1_Pos) /*!< 0x00000002 */
2344 #define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk /*!<Filter Init Mode bit 1 */
2345 #define CAN_FM1R_FBM2_Pos (2U)
2346 #define CAN_FM1R_FBM2_Msk (0x1U << CAN_FM1R_FBM2_Pos) /*!< 0x00000004 */
2347 #define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk /*!<Filter Init Mode bit 2 */
2348 #define CAN_FM1R_FBM3_Pos (3U)
2349 #define CAN_FM1R_FBM3_Msk (0x1U << CAN_FM1R_FBM3_Pos) /*!< 0x00000008 */
2350 #define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk /*!<Filter Init Mode bit 3 */
2351 #define CAN_FM1R_FBM4_Pos (4U)
2352 #define CAN_FM1R_FBM4_Msk (0x1U << CAN_FM1R_FBM4_Pos) /*!< 0x00000010 */
2353 #define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk /*!<Filter Init Mode bit 4 */
2354 #define CAN_FM1R_FBM5_Pos (5U)
2355 #define CAN_FM1R_FBM5_Msk (0x1U << CAN_FM1R_FBM5_Pos) /*!< 0x00000020 */
2356 #define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk /*!<Filter Init Mode bit 5 */
2357 #define CAN_FM1R_FBM6_Pos (6U)
2358 #define CAN_FM1R_FBM6_Msk (0x1U << CAN_FM1R_FBM6_Pos) /*!< 0x00000040 */
2359 #define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk /*!<Filter Init Mode bit 6 */
2360 #define CAN_FM1R_FBM7_Pos (7U)
2361 #define CAN_FM1R_FBM7_Msk (0x1U << CAN_FM1R_FBM7_Pos) /*!< 0x00000080 */
2362 #define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk /*!<Filter Init Mode bit 7 */
2363 #define CAN_FM1R_FBM8_Pos (8U)
2364 #define CAN_FM1R_FBM8_Msk (0x1U << CAN_FM1R_FBM8_Pos) /*!< 0x00000100 */
2365 #define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk /*!<Filter Init Mode bit 8 */
2366 #define CAN_FM1R_FBM9_Pos (9U)
2367 #define CAN_FM1R_FBM9_Msk (0x1U << CAN_FM1R_FBM9_Pos) /*!< 0x00000200 */
2368 #define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk /*!<Filter Init Mode bit 9 */
2369 #define CAN_FM1R_FBM10_Pos (10U)
2370 #define CAN_FM1R_FBM10_Msk (0x1U << CAN_FM1R_FBM10_Pos) /*!< 0x00000400 */
2371 #define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk /*!<Filter Init Mode bit 10 */
2372 #define CAN_FM1R_FBM11_Pos (11U)
2373 #define CAN_FM1R_FBM11_Msk (0x1U << CAN_FM1R_FBM11_Pos) /*!< 0x00000800 */
2374 #define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk /*!<Filter Init Mode bit 11 */
2375 #define CAN_FM1R_FBM12_Pos (12U)
2376 #define CAN_FM1R_FBM12_Msk (0x1U << CAN_FM1R_FBM12_Pos) /*!< 0x00001000 */
2377 #define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk /*!<Filter Init Mode bit 12 */
2378 #define CAN_FM1R_FBM13_Pos (13U)
2379 #define CAN_FM1R_FBM13_Msk (0x1U << CAN_FM1R_FBM13_Pos) /*!< 0x00002000 */
2380 #define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk /*!<Filter Init Mode bit 13 */
2381 #define CAN_FM1R_FBM14_Pos (14U)
2382 #define CAN_FM1R_FBM14_Msk (0x1U << CAN_FM1R_FBM14_Pos) /*!< 0x00004000 */
2383 #define CAN_FM1R_FBM14 CAN_FM1R_FBM14_Msk /*!<Filter Init Mode bit 14 */
2384 #define CAN_FM1R_FBM15_Pos (15U)
2385 #define CAN_FM1R_FBM15_Msk (0x1U << CAN_FM1R_FBM15_Pos) /*!< 0x00008000 */
2386 #define CAN_FM1R_FBM15 CAN_FM1R_FBM15_Msk /*!<Filter Init Mode bit 15 */
2387 #define CAN_FM1R_FBM16_Pos (16U)
2388 #define CAN_FM1R_FBM16_Msk (0x1U << CAN_FM1R_FBM16_Pos) /*!< 0x00010000 */
2389 #define CAN_FM1R_FBM16 CAN_FM1R_FBM16_Msk /*!<Filter Init Mode bit 16 */
2390 #define CAN_FM1R_FBM17_Pos (17U)
2391 #define CAN_FM1R_FBM17_Msk (0x1U << CAN_FM1R_FBM17_Pos) /*!< 0x00020000 */
2392 #define CAN_FM1R_FBM17 CAN_FM1R_FBM17_Msk /*!<Filter Init Mode bit 17 */
2393 #define CAN_FM1R_FBM18_Pos (18U)
2394 #define CAN_FM1R_FBM18_Msk (0x1U << CAN_FM1R_FBM18_Pos) /*!< 0x00040000 */
2395 #define CAN_FM1R_FBM18 CAN_FM1R_FBM18_Msk /*!<Filter Init Mode bit 18 */
2396 #define CAN_FM1R_FBM19_Pos (19U)
2397 #define CAN_FM1R_FBM19_Msk (0x1U << CAN_FM1R_FBM19_Pos) /*!< 0x00080000 */
2398 #define CAN_FM1R_FBM19 CAN_FM1R_FBM19_Msk /*!<Filter Init Mode bit 19 */
2399 #define CAN_FM1R_FBM20_Pos (20U)
2400 #define CAN_FM1R_FBM20_Msk (0x1U << CAN_FM1R_FBM20_Pos) /*!< 0x00100000 */
2401 #define CAN_FM1R_FBM20 CAN_FM1R_FBM20_Msk /*!<Filter Init Mode bit 20 */
2402 #define CAN_FM1R_FBM21_Pos (21U)
2403 #define CAN_FM1R_FBM21_Msk (0x1U << CAN_FM1R_FBM21_Pos) /*!< 0x00200000 */
2404 #define CAN_FM1R_FBM21 CAN_FM1R_FBM21_Msk /*!<Filter Init Mode bit 21 */
2405 #define CAN_FM1R_FBM22_Pos (22U)
2406 #define CAN_FM1R_FBM22_Msk (0x1U << CAN_FM1R_FBM22_Pos) /*!< 0x00400000 */
2407 #define CAN_FM1R_FBM22 CAN_FM1R_FBM22_Msk /*!<Filter Init Mode bit 22 */
2408 #define CAN_FM1R_FBM23_Pos (23U)
2409 #define CAN_FM1R_FBM23_Msk (0x1U << CAN_FM1R_FBM23_Pos) /*!< 0x00800000 */
2410 #define CAN_FM1R_FBM23 CAN_FM1R_FBM23_Msk /*!<Filter Init Mode bit 23 */
2411 #define CAN_FM1R_FBM24_Pos (24U)
2412 #define CAN_FM1R_FBM24_Msk (0x1U << CAN_FM1R_FBM24_Pos) /*!< 0x01000000 */
2413 #define CAN_FM1R_FBM24 CAN_FM1R_FBM24_Msk /*!<Filter Init Mode bit 24 */
2414 #define CAN_FM1R_FBM25_Pos (25U)
2415 #define CAN_FM1R_FBM25_Msk (0x1U << CAN_FM1R_FBM25_Pos) /*!< 0x02000000 */
2416 #define CAN_FM1R_FBM25 CAN_FM1R_FBM25_Msk /*!<Filter Init Mode bit 25 */
2417 #define CAN_FM1R_FBM26_Pos (26U)
2418 #define CAN_FM1R_FBM26_Msk (0x1U << CAN_FM1R_FBM26_Pos) /*!< 0x04000000 */
2419 #define CAN_FM1R_FBM26 CAN_FM1R_FBM26_Msk /*!<Filter Init Mode bit 26 */
2420 #define CAN_FM1R_FBM27_Pos (27U)
2421 #define CAN_FM1R_FBM27_Msk (0x1U << CAN_FM1R_FBM27_Pos) /*!< 0x08000000 */
2422 #define CAN_FM1R_FBM27 CAN_FM1R_FBM27_Msk /*!<Filter Init Mode bit 27 */
2423
2424 /******************* Bit definition for CAN_FS1R register *******************/
2425 #define CAN_FS1R_FSC_Pos (0U)
2426 #define CAN_FS1R_FSC_Msk (0xFFFFFFFU << CAN_FS1R_FSC_Pos) /*!< 0x0FFFFFFF */
2427 #define CAN_FS1R_FSC CAN_FS1R_FSC_Msk /*!<Filter Scale Configuration */
2428 #define CAN_FS1R_FSC0_Pos (0U)
2429 #define CAN_FS1R_FSC0_Msk (0x1U << CAN_FS1R_FSC0_Pos) /*!< 0x00000001 */
2430 #define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk /*!<Filter Scale Configuration bit 0 */
2431 #define CAN_FS1R_FSC1_Pos (1U)
2432 #define CAN_FS1R_FSC1_Msk (0x1U << CAN_FS1R_FSC1_Pos) /*!< 0x00000002 */
2433 #define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk /*!<Filter Scale Configuration bit 1 */
2434 #define CAN_FS1R_FSC2_Pos (2U)
2435 #define CAN_FS1R_FSC2_Msk (0x1U << CAN_FS1R_FSC2_Pos) /*!< 0x00000004 */
2436 #define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk /*!<Filter Scale Configuration bit 2 */
2437 #define CAN_FS1R_FSC3_Pos (3U)
2438 #define CAN_FS1R_FSC3_Msk (0x1U << CAN_FS1R_FSC3_Pos) /*!< 0x00000008 */
2439 #define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk /*!<Filter Scale Configuration bit 3 */
2440 #define CAN_FS1R_FSC4_Pos (4U)
2441 #define CAN_FS1R_FSC4_Msk (0x1U << CAN_FS1R_FSC4_Pos) /*!< 0x00000010 */
2442 #define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk /*!<Filter Scale Configuration bit 4 */
2443 #define CAN_FS1R_FSC5_Pos (5U)
2444 #define CAN_FS1R_FSC5_Msk (0x1U << CAN_FS1R_FSC5_Pos) /*!< 0x00000020 */
2445 #define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk /*!<Filter Scale Configuration bit 5 */
2446 #define CAN_FS1R_FSC6_Pos (6U)
2447 #define CAN_FS1R_FSC6_Msk (0x1U << CAN_FS1R_FSC6_Pos) /*!< 0x00000040 */
2448 #define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk /*!<Filter Scale Configuration bit 6 */
2449 #define CAN_FS1R_FSC7_Pos (7U)
2450 #define CAN_FS1R_FSC7_Msk (0x1U << CAN_FS1R_FSC7_Pos) /*!< 0x00000080 */
2451 #define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk /*!<Filter Scale Configuration bit 7 */
2452 #define CAN_FS1R_FSC8_Pos (8U)
2453 #define CAN_FS1R_FSC8_Msk (0x1U << CAN_FS1R_FSC8_Pos) /*!< 0x00000100 */
2454 #define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk /*!<Filter Scale Configuration bit 8 */
2455 #define CAN_FS1R_FSC9_Pos (9U)
2456 #define CAN_FS1R_FSC9_Msk (0x1U << CAN_FS1R_FSC9_Pos) /*!< 0x00000200 */
2457 #define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk /*!<Filter Scale Configuration bit 9 */
2458 #define CAN_FS1R_FSC10_Pos (10U)
2459 #define CAN_FS1R_FSC10_Msk (0x1U << CAN_FS1R_FSC10_Pos) /*!< 0x00000400 */
2460 #define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk /*!<Filter Scale Configuration bit 10 */
2461 #define CAN_FS1R_FSC11_Pos (11U)
2462 #define CAN_FS1R_FSC11_Msk (0x1U << CAN_FS1R_FSC11_Pos) /*!< 0x00000800 */
2463 #define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk /*!<Filter Scale Configuration bit 11 */
2464 #define CAN_FS1R_FSC12_Pos (12U)
2465 #define CAN_FS1R_FSC12_Msk (0x1U << CAN_FS1R_FSC12_Pos) /*!< 0x00001000 */
2466 #define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk /*!<Filter Scale Configuration bit 12 */
2467 #define CAN_FS1R_FSC13_Pos (13U)
2468 #define CAN_FS1R_FSC13_Msk (0x1U << CAN_FS1R_FSC13_Pos) /*!< 0x00002000 */
2469 #define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk /*!<Filter Scale Configuration bit 13 */
2470 #define CAN_FS1R_FSC14_Pos (14U)
2471 #define CAN_FS1R_FSC14_Msk (0x1U << CAN_FS1R_FSC14_Pos) /*!< 0x00004000 */
2472 #define CAN_FS1R_FSC14 CAN_FS1R_FSC14_Msk /*!<Filter Scale Configuration bit 14 */
2473 #define CAN_FS1R_FSC15_Pos (15U)
2474 #define CAN_FS1R_FSC15_Msk (0x1U << CAN_FS1R_FSC15_Pos) /*!< 0x00008000 */
2475 #define CAN_FS1R_FSC15 CAN_FS1R_FSC15_Msk /*!<Filter Scale Configuration bit 15 */
2476 #define CAN_FS1R_FSC16_Pos (16U)
2477 #define CAN_FS1R_FSC16_Msk (0x1U << CAN_FS1R_FSC16_Pos) /*!< 0x00010000 */
2478 #define CAN_FS1R_FSC16 CAN_FS1R_FSC16_Msk /*!<Filter Scale Configuration bit 16 */
2479 #define CAN_FS1R_FSC17_Pos (17U)
2480 #define CAN_FS1R_FSC17_Msk (0x1U << CAN_FS1R_FSC17_Pos) /*!< 0x00020000 */
2481 #define CAN_FS1R_FSC17 CAN_FS1R_FSC17_Msk /*!<Filter Scale Configuration bit 17 */
2482 #define CAN_FS1R_FSC18_Pos (18U)
2483 #define CAN_FS1R_FSC18_Msk (0x1U << CAN_FS1R_FSC18_Pos) /*!< 0x00040000 */
2484 #define CAN_FS1R_FSC18 CAN_FS1R_FSC18_Msk /*!<Filter Scale Configuration bit 18 */
2485 #define CAN_FS1R_FSC19_Pos (19U)
2486 #define CAN_FS1R_FSC19_Msk (0x1U << CAN_FS1R_FSC19_Pos) /*!< 0x00080000 */
2487 #define CAN_FS1R_FSC19 CAN_FS1R_FSC19_Msk /*!<Filter Scale Configuration bit 19 */
2488 #define CAN_FS1R_FSC20_Pos (20U)
2489 #define CAN_FS1R_FSC20_Msk (0x1U << CAN_FS1R_FSC20_Pos) /*!< 0x00100000 */
2490 #define CAN_FS1R_FSC20 CAN_FS1R_FSC20_Msk /*!<Filter Scale Configuration bit 20 */
2491 #define CAN_FS1R_FSC21_Pos (21U)
2492 #define CAN_FS1R_FSC21_Msk (0x1U << CAN_FS1R_FSC21_Pos) /*!< 0x00200000 */
2493 #define CAN_FS1R_FSC21 CAN_FS1R_FSC21_Msk /*!<Filter Scale Configuration bit 21 */
2494 #define CAN_FS1R_FSC22_Pos (22U)
2495 #define CAN_FS1R_FSC22_Msk (0x1U << CAN_FS1R_FSC22_Pos) /*!< 0x00400000 */
2496 #define CAN_FS1R_FSC22 CAN_FS1R_FSC22_Msk /*!<Filter Scale Configuration bit 22 */
2497 #define CAN_FS1R_FSC23_Pos (23U)
2498 #define CAN_FS1R_FSC23_Msk (0x1U << CAN_FS1R_FSC23_Pos) /*!< 0x00800000 */
2499 #define CAN_FS1R_FSC23 CAN_FS1R_FSC23_Msk /*!<Filter Scale Configuration bit 23 */
2500 #define CAN_FS1R_FSC24_Pos (24U)
2501 #define CAN_FS1R_FSC24_Msk (0x1U << CAN_FS1R_FSC24_Pos) /*!< 0x01000000 */
2502 #define CAN_FS1R_FSC24 CAN_FS1R_FSC24_Msk /*!<Filter Scale Configuration bit 24 */
2503 #define CAN_FS1R_FSC25_Pos (25U)
2504 #define CAN_FS1R_FSC25_Msk (0x1U << CAN_FS1R_FSC25_Pos) /*!< 0x02000000 */
2505 #define CAN_FS1R_FSC25 CAN_FS1R_FSC25_Msk /*!<Filter Scale Configuration bit 25 */
2506 #define CAN_FS1R_FSC26_Pos (26U)
2507 #define CAN_FS1R_FSC26_Msk (0x1U << CAN_FS1R_FSC26_Pos) /*!< 0x04000000 */
2508 #define CAN_FS1R_FSC26 CAN_FS1R_FSC26_Msk /*!<Filter Scale Configuration bit 26 */
2509 #define CAN_FS1R_FSC27_Pos (27U)
2510 #define CAN_FS1R_FSC27_Msk (0x1U << CAN_FS1R_FSC27_Pos) /*!< 0x08000000 */
2511 #define CAN_FS1R_FSC27 CAN_FS1R_FSC27_Msk /*!<Filter Scale Configuration bit 27 */
2512
2513 /****************** Bit definition for CAN_FFA1R register *******************/
2514 #define CAN_FFA1R_FFA_Pos (0U)
2515 #define CAN_FFA1R_FFA_Msk (0xFFFFFFFU << CAN_FFA1R_FFA_Pos) /*!< 0x0FFFFFFF */
2516 #define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk /*!<Filter FIFO Assignment */
2517 #define CAN_FFA1R_FFA0_Pos (0U)
2518 #define CAN_FFA1R_FFA0_Msk (0x1U << CAN_FFA1R_FFA0_Pos) /*!< 0x00000001 */
2519 #define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk /*!<Filter FIFO Assignment bit 0 */
2520 #define CAN_FFA1R_FFA1_Pos (1U)
2521 #define CAN_FFA1R_FFA1_Msk (0x1U << CAN_FFA1R_FFA1_Pos) /*!< 0x00000002 */
2522 #define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk /*!<Filter FIFO Assignment bit 1 */
2523 #define CAN_FFA1R_FFA2_Pos (2U)
2524 #define CAN_FFA1R_FFA2_Msk (0x1U << CAN_FFA1R_FFA2_Pos) /*!< 0x00000004 */
2525 #define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk /*!<Filter FIFO Assignment bit 2 */
2526 #define CAN_FFA1R_FFA3_Pos (3U)
2527 #define CAN_FFA1R_FFA3_Msk (0x1U << CAN_FFA1R_FFA3_Pos) /*!< 0x00000008 */
2528 #define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk /*!<Filter FIFO Assignment bit 3 */
2529 #define CAN_FFA1R_FFA4_Pos (4U)
2530 #define CAN_FFA1R_FFA4_Msk (0x1U << CAN_FFA1R_FFA4_Pos) /*!< 0x00000010 */
2531 #define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk /*!<Filter FIFO Assignment bit 4 */
2532 #define CAN_FFA1R_FFA5_Pos (5U)
2533 #define CAN_FFA1R_FFA5_Msk (0x1U << CAN_FFA1R_FFA5_Pos) /*!< 0x00000020 */
2534 #define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk /*!<Filter FIFO Assignment bit 5 */
2535 #define CAN_FFA1R_FFA6_Pos (6U)
2536 #define CAN_FFA1R_FFA6_Msk (0x1U << CAN_FFA1R_FFA6_Pos) /*!< 0x00000040 */
2537 #define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk /*!<Filter FIFO Assignment bit 6 */
2538 #define CAN_FFA1R_FFA7_Pos (7U)
2539 #define CAN_FFA1R_FFA7_Msk (0x1U << CAN_FFA1R_FFA7_Pos) /*!< 0x00000080 */
2540 #define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk /*!<Filter FIFO Assignment bit 7 */
2541 #define CAN_FFA1R_FFA8_Pos (8U)
2542 #define CAN_FFA1R_FFA8_Msk (0x1U << CAN_FFA1R_FFA8_Pos) /*!< 0x00000100 */
2543 #define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk /*!<Filter FIFO Assignment bit 8 */
2544 #define CAN_FFA1R_FFA9_Pos (9U)
2545 #define CAN_FFA1R_FFA9_Msk (0x1U << CAN_FFA1R_FFA9_Pos) /*!< 0x00000200 */
2546 #define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk /*!<Filter FIFO Assignment bit 9 */
2547 #define CAN_FFA1R_FFA10_Pos (10U)
2548 #define CAN_FFA1R_FFA10_Msk (0x1U << CAN_FFA1R_FFA10_Pos) /*!< 0x00000400 */
2549 #define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk /*!<Filter FIFO Assignment bit 10 */
2550 #define CAN_FFA1R_FFA11_Pos (11U)
2551 #define CAN_FFA1R_FFA11_Msk (0x1U << CAN_FFA1R_FFA11_Pos) /*!< 0x00000800 */
2552 #define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk /*!<Filter FIFO Assignment bit 11 */
2553 #define CAN_FFA1R_FFA12_Pos (12U)
2554 #define CAN_FFA1R_FFA12_Msk (0x1U << CAN_FFA1R_FFA12_Pos) /*!< 0x00001000 */
2555 #define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk /*!<Filter FIFO Assignment bit 12 */
2556 #define CAN_FFA1R_FFA13_Pos (13U)
2557 #define CAN_FFA1R_FFA13_Msk (0x1U << CAN_FFA1R_FFA13_Pos) /*!< 0x00002000 */
2558 #define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk /*!<Filter FIFO Assignment bit 13 */
2559 #define CAN_FFA1R_FFA14_Pos (14U)
2560 #define CAN_FFA1R_FFA14_Msk (0x1U << CAN_FFA1R_FFA14_Pos) /*!< 0x00004000 */
2561 #define CAN_FFA1R_FFA14 CAN_FFA1R_FFA14_Msk /*!<Filter FIFO Assignment bit 14 */
2562 #define CAN_FFA1R_FFA15_Pos (15U)
2563 #define CAN_FFA1R_FFA15_Msk (0x1U << CAN_FFA1R_FFA15_Pos) /*!< 0x00008000 */
2564 #define CAN_FFA1R_FFA15 CAN_FFA1R_FFA15_Msk /*!<Filter FIFO Assignment bit 15 */
2565 #define CAN_FFA1R_FFA16_Pos (16U)
2566 #define CAN_FFA1R_FFA16_Msk (0x1U << CAN_FFA1R_FFA16_Pos) /*!< 0x00010000 */
2567 #define CAN_FFA1R_FFA16 CAN_FFA1R_FFA16_Msk /*!<Filter FIFO Assignment bit 16 */
2568 #define CAN_FFA1R_FFA17_Pos (17U)
2569 #define CAN_FFA1R_FFA17_Msk (0x1U << CAN_FFA1R_FFA17_Pos) /*!< 0x00020000 */
2570 #define CAN_FFA1R_FFA17 CAN_FFA1R_FFA17_Msk /*!<Filter FIFO Assignment bit 17 */
2571 #define CAN_FFA1R_FFA18_Pos (18U)
2572 #define CAN_FFA1R_FFA18_Msk (0x1U << CAN_FFA1R_FFA18_Pos) /*!< 0x00040000 */
2573 #define CAN_FFA1R_FFA18 CAN_FFA1R_FFA18_Msk /*!<Filter FIFO Assignment bit 18 */
2574 #define CAN_FFA1R_FFA19_Pos (19U)
2575 #define CAN_FFA1R_FFA19_Msk (0x1U << CAN_FFA1R_FFA19_Pos) /*!< 0x00080000 */
2576 #define CAN_FFA1R_FFA19 CAN_FFA1R_FFA19_Msk /*!<Filter FIFO Assignment bit 19 */
2577 #define CAN_FFA1R_FFA20_Pos (20U)
2578 #define CAN_FFA1R_FFA20_Msk (0x1U << CAN_FFA1R_FFA20_Pos) /*!< 0x00100000 */
2579 #define CAN_FFA1R_FFA20 CAN_FFA1R_FFA20_Msk /*!<Filter FIFO Assignment bit 20 */
2580 #define CAN_FFA1R_FFA21_Pos (21U)
2581 #define CAN_FFA1R_FFA21_Msk (0x1U << CAN_FFA1R_FFA21_Pos) /*!< 0x00200000 */
2582 #define CAN_FFA1R_FFA21 CAN_FFA1R_FFA21_Msk /*!<Filter FIFO Assignment bit 21 */
2583 #define CAN_FFA1R_FFA22_Pos (22U)
2584 #define CAN_FFA1R_FFA22_Msk (0x1U << CAN_FFA1R_FFA22_Pos) /*!< 0x00400000 */
2585 #define CAN_FFA1R_FFA22 CAN_FFA1R_FFA22_Msk /*!<Filter FIFO Assignment bit 22 */
2586 #define CAN_FFA1R_FFA23_Pos (23U)
2587 #define CAN_FFA1R_FFA23_Msk (0x1U << CAN_FFA1R_FFA23_Pos) /*!< 0x00800000 */
2588 #define CAN_FFA1R_FFA23 CAN_FFA1R_FFA23_Msk /*!<Filter FIFO Assignment bit 23 */
2589 #define CAN_FFA1R_FFA24_Pos (24U)
2590 #define CAN_FFA1R_FFA24_Msk (0x1U << CAN_FFA1R_FFA24_Pos) /*!< 0x01000000 */
2591 #define CAN_FFA1R_FFA24 CAN_FFA1R_FFA24_Msk /*!<Filter FIFO Assignment bit 24 */
2592 #define CAN_FFA1R_FFA25_Pos (25U)
2593 #define CAN_FFA1R_FFA25_Msk (0x1U << CAN_FFA1R_FFA25_Pos) /*!< 0x02000000 */
2594 #define CAN_FFA1R_FFA25 CAN_FFA1R_FFA25_Msk /*!<Filter FIFO Assignment bit 25 */
2595 #define CAN_FFA1R_FFA26_Pos (26U)
2596 #define CAN_FFA1R_FFA26_Msk (0x1U << CAN_FFA1R_FFA26_Pos) /*!< 0x04000000 */
2597 #define CAN_FFA1R_FFA26 CAN_FFA1R_FFA26_Msk /*!<Filter FIFO Assignment bit 26 */
2598 #define CAN_FFA1R_FFA27_Pos (27U)
2599 #define CAN_FFA1R_FFA27_Msk (0x1U << CAN_FFA1R_FFA27_Pos) /*!< 0x08000000 */
2600 #define CAN_FFA1R_FFA27 CAN_FFA1R_FFA27_Msk /*!<Filter FIFO Assignment bit 27 */
2601
2602 /******************* Bit definition for CAN_FA1R register *******************/
2603 #define CAN_FA1R_FACT_Pos (0U)
2604 #define CAN_FA1R_FACT_Msk (0xFFFFFFFU << CAN_FA1R_FACT_Pos) /*!< 0x0FFFFFFF */
2605 #define CAN_FA1R_FACT CAN_FA1R_FACT_Msk /*!<Filter Active */
2606 #define CAN_FA1R_FACT0_Pos (0U)
2607 #define CAN_FA1R_FACT0_Msk (0x1U << CAN_FA1R_FACT0_Pos) /*!< 0x00000001 */
2608 #define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk /*!<Filter Active bit 0 */
2609 #define CAN_FA1R_FACT1_Pos (1U)
2610 #define CAN_FA1R_FACT1_Msk (0x1U << CAN_FA1R_FACT1_Pos) /*!< 0x00000002 */
2611 #define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk /*!<Filter Active bit 1 */
2612 #define CAN_FA1R_FACT2_Pos (2U)
2613 #define CAN_FA1R_FACT2_Msk (0x1U << CAN_FA1R_FACT2_Pos) /*!< 0x00000004 */
2614 #define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk /*!<Filter Active bit 2 */
2615 #define CAN_FA1R_FACT3_Pos (3U)
2616 #define CAN_FA1R_FACT3_Msk (0x1U << CAN_FA1R_FACT3_Pos) /*!< 0x00000008 */
2617 #define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk /*!<Filter Active bit 3 */
2618 #define CAN_FA1R_FACT4_Pos (4U)
2619 #define CAN_FA1R_FACT4_Msk (0x1U << CAN_FA1R_FACT4_Pos) /*!< 0x00000010 */
2620 #define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk /*!<Filter Active bit 4 */
2621 #define CAN_FA1R_FACT5_Pos (5U)
2622 #define CAN_FA1R_FACT5_Msk (0x1U << CAN_FA1R_FACT5_Pos) /*!< 0x00000020 */
2623 #define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk /*!<Filter Active bit 5 */
2624 #define CAN_FA1R_FACT6_Pos (6U)
2625 #define CAN_FA1R_FACT6_Msk (0x1U << CAN_FA1R_FACT6_Pos) /*!< 0x00000040 */
2626 #define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk /*!<Filter Active bit 6 */
2627 #define CAN_FA1R_FACT7_Pos (7U)
2628 #define CAN_FA1R_FACT7_Msk (0x1U << CAN_FA1R_FACT7_Pos) /*!< 0x00000080 */
2629 #define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk /*!<Filter Active bit 7 */
2630 #define CAN_FA1R_FACT8_Pos (8U)
2631 #define CAN_FA1R_FACT8_Msk (0x1U << CAN_FA1R_FACT8_Pos) /*!< 0x00000100 */
2632 #define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk /*!<Filter Active bit 8 */
2633 #define CAN_FA1R_FACT9_Pos (9U)
2634 #define CAN_FA1R_FACT9_Msk (0x1U << CAN_FA1R_FACT9_Pos) /*!< 0x00000200 */
2635 #define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk /*!<Filter Active bit 9 */
2636 #define CAN_FA1R_FACT10_Pos (10U)
2637 #define CAN_FA1R_FACT10_Msk (0x1U << CAN_FA1R_FACT10_Pos) /*!< 0x00000400 */
2638 #define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk /*!<Filter Active bit 10 */
2639 #define CAN_FA1R_FACT11_Pos (11U)
2640 #define CAN_FA1R_FACT11_Msk (0x1U << CAN_FA1R_FACT11_Pos) /*!< 0x00000800 */
2641 #define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk /*!<Filter Active bit 11 */
2642 #define CAN_FA1R_FACT12_Pos (12U)
2643 #define CAN_FA1R_FACT12_Msk (0x1U << CAN_FA1R_FACT12_Pos) /*!< 0x00001000 */
2644 #define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk /*!<Filter Active bit 12 */
2645 #define CAN_FA1R_FACT13_Pos (13U)
2646 #define CAN_FA1R_FACT13_Msk (0x1U << CAN_FA1R_FACT13_Pos) /*!< 0x00002000 */
2647 #define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk /*!<Filter Active bit 13 */
2648 #define CAN_FA1R_FACT14_Pos (14U)
2649 #define CAN_FA1R_FACT14_Msk (0x1U << CAN_FA1R_FACT14_Pos) /*!< 0x00004000 */
2650 #define CAN_FA1R_FACT14 CAN_FA1R_FACT14_Msk /*!<Filter Active bit 14 */
2651 #define CAN_FA1R_FACT15_Pos (15U)
2652 #define CAN_FA1R_FACT15_Msk (0x1U << CAN_FA1R_FACT15_Pos) /*!< 0x00008000 */
2653 #define CAN_FA1R_FACT15 CAN_FA1R_FACT15_Msk /*!<Filter Active bit 15 */
2654 #define CAN_FA1R_FACT16_Pos (16U)
2655 #define CAN_FA1R_FACT16_Msk (0x1U << CAN_FA1R_FACT16_Pos) /*!< 0x00010000 */
2656 #define CAN_FA1R_FACT16 CAN_FA1R_FACT16_Msk /*!<Filter Active bit 16 */
2657 #define CAN_FA1R_FACT17_Pos (17U)
2658 #define CAN_FA1R_FACT17_Msk (0x1U << CAN_FA1R_FACT17_Pos) /*!< 0x00020000 */
2659 #define CAN_FA1R_FACT17 CAN_FA1R_FACT17_Msk /*!<Filter Active bit 17 */
2660 #define CAN_FA1R_FACT18_Pos (18U)
2661 #define CAN_FA1R_FACT18_Msk (0x1U << CAN_FA1R_FACT18_Pos) /*!< 0x00040000 */
2662 #define CAN_FA1R_FACT18 CAN_FA1R_FACT18_Msk /*!<Filter Active bit 18 */
2663 #define CAN_FA1R_FACT19_Pos (19U)
2664 #define CAN_FA1R_FACT19_Msk (0x1U << CAN_FA1R_FACT19_Pos) /*!< 0x00080000 */
2665 #define CAN_FA1R_FACT19 CAN_FA1R_FACT19_Msk /*!<Filter Active bit 19 */
2666 #define CAN_FA1R_FACT20_Pos (20U)
2667 #define CAN_FA1R_FACT20_Msk (0x1U << CAN_FA1R_FACT20_Pos) /*!< 0x00100000 */
2668 #define CAN_FA1R_FACT20 CAN_FA1R_FACT20_Msk /*!<Filter Active bit 20 */
2669 #define CAN_FA1R_FACT21_Pos (21U)
2670 #define CAN_FA1R_FACT21_Msk (0x1U << CAN_FA1R_FACT21_Pos) /*!< 0x00200000 */
2671 #define CAN_FA1R_FACT21 CAN_FA1R_FACT21_Msk /*!<Filter Active bit 21 */
2672 #define CAN_FA1R_FACT22_Pos (22U)
2673 #define CAN_FA1R_FACT22_Msk (0x1U << CAN_FA1R_FACT22_Pos) /*!< 0x00400000 */
2674 #define CAN_FA1R_FACT22 CAN_FA1R_FACT22_Msk /*!<Filter Active bit 22 */
2675 #define CAN_FA1R_FACT23_Pos (23U)
2676 #define CAN_FA1R_FACT23_Msk (0x1U << CAN_FA1R_FACT23_Pos) /*!< 0x00800000 */
2677 #define CAN_FA1R_FACT23 CAN_FA1R_FACT23_Msk /*!<Filter Active bit 23 */
2678 #define CAN_FA1R_FACT24_Pos (24U)
2679 #define CAN_FA1R_FACT24_Msk (0x1U << CAN_FA1R_FACT24_Pos) /*!< 0x01000000 */
2680 #define CAN_FA1R_FACT24 CAN_FA1R_FACT24_Msk /*!<Filter Active bit 24 */
2681 #define CAN_FA1R_FACT25_Pos (25U)
2682 #define CAN_FA1R_FACT25_Msk (0x1U << CAN_FA1R_FACT25_Pos) /*!< 0x02000000 */
2683 #define CAN_FA1R_FACT25 CAN_FA1R_FACT25_Msk /*!<Filter Active bit 25 */
2684 #define CAN_FA1R_FACT26_Pos (26U)
2685 #define CAN_FA1R_FACT26_Msk (0x1U << CAN_FA1R_FACT26_Pos) /*!< 0x04000000 */
2686 #define CAN_FA1R_FACT26 CAN_FA1R_FACT26_Msk /*!<Filter Active bit 26 */
2687 #define CAN_FA1R_FACT27_Pos (27U)
2688 #define CAN_FA1R_FACT27_Msk (0x1U << CAN_FA1R_FACT27_Pos) /*!< 0x08000000 */
2689 #define CAN_FA1R_FACT27 CAN_FA1R_FACT27_Msk /*!<Filter Active bit 27 */
2690
2691
2692 /******************* Bit definition for CAN_F0R1 register *******************/
2693 #define CAN_F0R1_FB0_Pos (0U)
2694 #define CAN_F0R1_FB0_Msk (0x1U << CAN_F0R1_FB0_Pos) /*!< 0x00000001 */
2695 #define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk /*!<Filter bit 0 */
2696 #define CAN_F0R1_FB1_Pos (1U)
2697 #define CAN_F0R1_FB1_Msk (0x1U << CAN_F0R1_FB1_Pos) /*!< 0x00000002 */
2698 #define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk /*!<Filter bit 1 */
2699 #define CAN_F0R1_FB2_Pos (2U)
2700 #define CAN_F0R1_FB2_Msk (0x1U << CAN_F0R1_FB2_Pos) /*!< 0x00000004 */
2701 #define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk /*!<Filter bit 2 */
2702 #define CAN_F0R1_FB3_Pos (3U)
2703 #define CAN_F0R1_FB3_Msk (0x1U << CAN_F0R1_FB3_Pos) /*!< 0x00000008 */
2704 #define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk /*!<Filter bit 3 */
2705 #define CAN_F0R1_FB4_Pos (4U)
2706 #define CAN_F0R1_FB4_Msk (0x1U << CAN_F0R1_FB4_Pos) /*!< 0x00000010 */
2707 #define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk /*!<Filter bit 4 */
2708 #define CAN_F0R1_FB5_Pos (5U)
2709 #define CAN_F0R1_FB5_Msk (0x1U << CAN_F0R1_FB5_Pos) /*!< 0x00000020 */
2710 #define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk /*!<Filter bit 5 */
2711 #define CAN_F0R1_FB6_Pos (6U)
2712 #define CAN_F0R1_FB6_Msk (0x1U << CAN_F0R1_FB6_Pos) /*!< 0x00000040 */
2713 #define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk /*!<Filter bit 6 */
2714 #define CAN_F0R1_FB7_Pos (7U)
2715 #define CAN_F0R1_FB7_Msk (0x1U << CAN_F0R1_FB7_Pos) /*!< 0x00000080 */
2716 #define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk /*!<Filter bit 7 */
2717 #define CAN_F0R1_FB8_Pos (8U)
2718 #define CAN_F0R1_FB8_Msk (0x1U << CAN_F0R1_FB8_Pos) /*!< 0x00000100 */
2719 #define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk /*!<Filter bit 8 */
2720 #define CAN_F0R1_FB9_Pos (9U)
2721 #define CAN_F0R1_FB9_Msk (0x1U << CAN_F0R1_FB9_Pos) /*!< 0x00000200 */
2722 #define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk /*!<Filter bit 9 */
2723 #define CAN_F0R1_FB10_Pos (10U)
2724 #define CAN_F0R1_FB10_Msk (0x1U << CAN_F0R1_FB10_Pos) /*!< 0x00000400 */
2725 #define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk /*!<Filter bit 10 */
2726 #define CAN_F0R1_FB11_Pos (11U)
2727 #define CAN_F0R1_FB11_Msk (0x1U << CAN_F0R1_FB11_Pos) /*!< 0x00000800 */
2728 #define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk /*!<Filter bit 11 */
2729 #define CAN_F0R1_FB12_Pos (12U)
2730 #define CAN_F0R1_FB12_Msk (0x1U << CAN_F0R1_FB12_Pos) /*!< 0x00001000 */
2731 #define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk /*!<Filter bit 12 */
2732 #define CAN_F0R1_FB13_Pos (13U)
2733 #define CAN_F0R1_FB13_Msk (0x1U << CAN_F0R1_FB13_Pos) /*!< 0x00002000 */
2734 #define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk /*!<Filter bit 13 */
2735 #define CAN_F0R1_FB14_Pos (14U)
2736 #define CAN_F0R1_FB14_Msk (0x1U << CAN_F0R1_FB14_Pos) /*!< 0x00004000 */
2737 #define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk /*!<Filter bit 14 */
2738 #define CAN_F0R1_FB15_Pos (15U)
2739 #define CAN_F0R1_FB15_Msk (0x1U << CAN_F0R1_FB15_Pos) /*!< 0x00008000 */
2740 #define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk /*!<Filter bit 15 */
2741 #define CAN_F0R1_FB16_Pos (16U)
2742 #define CAN_F0R1_FB16_Msk (0x1U << CAN_F0R1_FB16_Pos) /*!< 0x00010000 */
2743 #define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk /*!<Filter bit 16 */
2744 #define CAN_F0R1_FB17_Pos (17U)
2745 #define CAN_F0R1_FB17_Msk (0x1U << CAN_F0R1_FB17_Pos) /*!< 0x00020000 */
2746 #define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk /*!<Filter bit 17 */
2747 #define CAN_F0R1_FB18_Pos (18U)
2748 #define CAN_F0R1_FB18_Msk (0x1U << CAN_F0R1_FB18_Pos) /*!< 0x00040000 */
2749 #define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk /*!<Filter bit 18 */
2750 #define CAN_F0R1_FB19_Pos (19U)
2751 #define CAN_F0R1_FB19_Msk (0x1U << CAN_F0R1_FB19_Pos) /*!< 0x00080000 */
2752 #define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk /*!<Filter bit 19 */
2753 #define CAN_F0R1_FB20_Pos (20U)
2754 #define CAN_F0R1_FB20_Msk (0x1U << CAN_F0R1_FB20_Pos) /*!< 0x00100000 */
2755 #define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk /*!<Filter bit 20 */
2756 #define CAN_F0R1_FB21_Pos (21U)
2757 #define CAN_F0R1_FB21_Msk (0x1U << CAN_F0R1_FB21_Pos) /*!< 0x00200000 */
2758 #define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk /*!<Filter bit 21 */
2759 #define CAN_F0R1_FB22_Pos (22U)
2760 #define CAN_F0R1_FB22_Msk (0x1U << CAN_F0R1_FB22_Pos) /*!< 0x00400000 */
2761 #define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk /*!<Filter bit 22 */
2762 #define CAN_F0R1_FB23_Pos (23U)
2763 #define CAN_F0R1_FB23_Msk (0x1U << CAN_F0R1_FB23_Pos) /*!< 0x00800000 */
2764 #define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk /*!<Filter bit 23 */
2765 #define CAN_F0R1_FB24_Pos (24U)
2766 #define CAN_F0R1_FB24_Msk (0x1U << CAN_F0R1_FB24_Pos) /*!< 0x01000000 */
2767 #define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk /*!<Filter bit 24 */
2768 #define CAN_F0R1_FB25_Pos (25U)
2769 #define CAN_F0R1_FB25_Msk (0x1U << CAN_F0R1_FB25_Pos) /*!< 0x02000000 */
2770 #define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk /*!<Filter bit 25 */
2771 #define CAN_F0R1_FB26_Pos (26U)
2772 #define CAN_F0R1_FB26_Msk (0x1U << CAN_F0R1_FB26_Pos) /*!< 0x04000000 */
2773 #define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk /*!<Filter bit 26 */
2774 #define CAN_F0R1_FB27_Pos (27U)
2775 #define CAN_F0R1_FB27_Msk (0x1U << CAN_F0R1_FB27_Pos) /*!< 0x08000000 */
2776 #define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk /*!<Filter bit 27 */
2777 #define CAN_F0R1_FB28_Pos (28U)
2778 #define CAN_F0R1_FB28_Msk (0x1U << CAN_F0R1_FB28_Pos) /*!< 0x10000000 */
2779 #define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk /*!<Filter bit 28 */
2780 #define CAN_F0R1_FB29_Pos (29U)
2781 #define CAN_F0R1_FB29_Msk (0x1U << CAN_F0R1_FB29_Pos) /*!< 0x20000000 */
2782 #define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk /*!<Filter bit 29 */
2783 #define CAN_F0R1_FB30_Pos (30U)
2784 #define CAN_F0R1_FB30_Msk (0x1U << CAN_F0R1_FB30_Pos) /*!< 0x40000000 */
2785 #define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk /*!<Filter bit 30 */
2786 #define CAN_F0R1_FB31_Pos (31U)
2787 #define CAN_F0R1_FB31_Msk (0x1U << CAN_F0R1_FB31_Pos) /*!< 0x80000000 */
2788 #define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk /*!<Filter bit 31 */
2789
2790 /******************* Bit definition for CAN_F1R1 register *******************/
2791 #define CAN_F1R1_FB0_Pos (0U)
2792 #define CAN_F1R1_FB0_Msk (0x1U << CAN_F1R1_FB0_Pos) /*!< 0x00000001 */
2793 #define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk /*!<Filter bit 0 */
2794 #define CAN_F1R1_FB1_Pos (1U)
2795 #define CAN_F1R1_FB1_Msk (0x1U << CAN_F1R1_FB1_Pos) /*!< 0x00000002 */
2796 #define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk /*!<Filter bit 1 */
2797 #define CAN_F1R1_FB2_Pos (2U)
2798 #define CAN_F1R1_FB2_Msk (0x1U << CAN_F1R1_FB2_Pos) /*!< 0x00000004 */
2799 #define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk /*!<Filter bit 2 */
2800 #define CAN_F1R1_FB3_Pos (3U)
2801 #define CAN_F1R1_FB3_Msk (0x1U << CAN_F1R1_FB3_Pos) /*!< 0x00000008 */
2802 #define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk /*!<Filter bit 3 */
2803 #define CAN_F1R1_FB4_Pos (4U)
2804 #define CAN_F1R1_FB4_Msk (0x1U << CAN_F1R1_FB4_Pos) /*!< 0x00000010 */
2805 #define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk /*!<Filter bit 4 */
2806 #define CAN_F1R1_FB5_Pos (5U)
2807 #define CAN_F1R1_FB5_Msk (0x1U << CAN_F1R1_FB5_Pos) /*!< 0x00000020 */
2808 #define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk /*!<Filter bit 5 */
2809 #define CAN_F1R1_FB6_Pos (6U)
2810 #define CAN_F1R1_FB6_Msk (0x1U << CAN_F1R1_FB6_Pos) /*!< 0x00000040 */
2811 #define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk /*!<Filter bit 6 */
2812 #define CAN_F1R1_FB7_Pos (7U)
2813 #define CAN_F1R1_FB7_Msk (0x1U << CAN_F1R1_FB7_Pos) /*!< 0x00000080 */
2814 #define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk /*!<Filter bit 7 */
2815 #define CAN_F1R1_FB8_Pos (8U)
2816 #define CAN_F1R1_FB8_Msk (0x1U << CAN_F1R1_FB8_Pos) /*!< 0x00000100 */
2817 #define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk /*!<Filter bit 8 */
2818 #define CAN_F1R1_FB9_Pos (9U)
2819 #define CAN_F1R1_FB9_Msk (0x1U << CAN_F1R1_FB9_Pos) /*!< 0x00000200 */
2820 #define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk /*!<Filter bit 9 */
2821 #define CAN_F1R1_FB10_Pos (10U)
2822 #define CAN_F1R1_FB10_Msk (0x1U << CAN_F1R1_FB10_Pos) /*!< 0x00000400 */
2823 #define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk /*!<Filter bit 10 */
2824 #define CAN_F1R1_FB11_Pos (11U)
2825 #define CAN_F1R1_FB11_Msk (0x1U << CAN_F1R1_FB11_Pos) /*!< 0x00000800 */
2826 #define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk /*!<Filter bit 11 */
2827 #define CAN_F1R1_FB12_Pos (12U)
2828 #define CAN_F1R1_FB12_Msk (0x1U << CAN_F1R1_FB12_Pos) /*!< 0x00001000 */
2829 #define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk /*!<Filter bit 12 */
2830 #define CAN_F1R1_FB13_Pos (13U)
2831 #define CAN_F1R1_FB13_Msk (0x1U << CAN_F1R1_FB13_Pos) /*!< 0x00002000 */
2832 #define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk /*!<Filter bit 13 */
2833 #define CAN_F1R1_FB14_Pos (14U)
2834 #define CAN_F1R1_FB14_Msk (0x1U << CAN_F1R1_FB14_Pos) /*!< 0x00004000 */
2835 #define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk /*!<Filter bit 14 */
2836 #define CAN_F1R1_FB15_Pos (15U)
2837 #define CAN_F1R1_FB15_Msk (0x1U << CAN_F1R1_FB15_Pos) /*!< 0x00008000 */
2838 #define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk /*!<Filter bit 15 */
2839 #define CAN_F1R1_FB16_Pos (16U)
2840 #define CAN_F1R1_FB16_Msk (0x1U << CAN_F1R1_FB16_Pos) /*!< 0x00010000 */
2841 #define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk /*!<Filter bit 16 */
2842 #define CAN_F1R1_FB17_Pos (17U)
2843 #define CAN_F1R1_FB17_Msk (0x1U << CAN_F1R1_FB17_Pos) /*!< 0x00020000 */
2844 #define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk /*!<Filter bit 17 */
2845 #define CAN_F1R1_FB18_Pos (18U)
2846 #define CAN_F1R1_FB18_Msk (0x1U << CAN_F1R1_FB18_Pos) /*!< 0x00040000 */
2847 #define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk /*!<Filter bit 18 */
2848 #define CAN_F1R1_FB19_Pos (19U)
2849 #define CAN_F1R1_FB19_Msk (0x1U << CAN_F1R1_FB19_Pos) /*!< 0x00080000 */
2850 #define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk /*!<Filter bit 19 */
2851 #define CAN_F1R1_FB20_Pos (20U)
2852 #define CAN_F1R1_FB20_Msk (0x1U << CAN_F1R1_FB20_Pos) /*!< 0x00100000 */
2853 #define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk /*!<Filter bit 20 */
2854 #define CAN_F1R1_FB21_Pos (21U)
2855 #define CAN_F1R1_FB21_Msk (0x1U << CAN_F1R1_FB21_Pos) /*!< 0x00200000 */
2856 #define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk /*!<Filter bit 21 */
2857 #define CAN_F1R1_FB22_Pos (22U)
2858 #define CAN_F1R1_FB22_Msk (0x1U << CAN_F1R1_FB22_Pos) /*!< 0x00400000 */
2859 #define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk /*!<Filter bit 22 */
2860 #define CAN_F1R1_FB23_Pos (23U)
2861 #define CAN_F1R1_FB23_Msk (0x1U << CAN_F1R1_FB23_Pos) /*!< 0x00800000 */
2862 #define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk /*!<Filter bit 23 */
2863 #define CAN_F1R1_FB24_Pos (24U)
2864 #define CAN_F1R1_FB24_Msk (0x1U << CAN_F1R1_FB24_Pos) /*!< 0x01000000 */
2865 #define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk /*!<Filter bit 24 */
2866 #define CAN_F1R1_FB25_Pos (25U)
2867 #define CAN_F1R1_FB25_Msk (0x1U << CAN_F1R1_FB25_Pos) /*!< 0x02000000 */
2868 #define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk /*!<Filter bit 25 */
2869 #define CAN_F1R1_FB26_Pos (26U)
2870 #define CAN_F1R1_FB26_Msk (0x1U << CAN_F1R1_FB26_Pos) /*!< 0x04000000 */
2871 #define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk /*!<Filter bit 26 */
2872 #define CAN_F1R1_FB27_Pos (27U)
2873 #define CAN_F1R1_FB27_Msk (0x1U << CAN_F1R1_FB27_Pos) /*!< 0x08000000 */
2874 #define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk /*!<Filter bit 27 */
2875 #define CAN_F1R1_FB28_Pos (28U)
2876 #define CAN_F1R1_FB28_Msk (0x1U << CAN_F1R1_FB28_Pos) /*!< 0x10000000 */
2877 #define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk /*!<Filter bit 28 */
2878 #define CAN_F1R1_FB29_Pos (29U)
2879 #define CAN_F1R1_FB29_Msk (0x1U << CAN_F1R1_FB29_Pos) /*!< 0x20000000 */
2880 #define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk /*!<Filter bit 29 */
2881 #define CAN_F1R1_FB30_Pos (30U)
2882 #define CAN_F1R1_FB30_Msk (0x1U << CAN_F1R1_FB30_Pos) /*!< 0x40000000 */
2883 #define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk /*!<Filter bit 30 */
2884 #define CAN_F1R1_FB31_Pos (31U)
2885 #define CAN_F1R1_FB31_Msk (0x1U << CAN_F1R1_FB31_Pos) /*!< 0x80000000 */
2886 #define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk /*!<Filter bit 31 */
2887
2888 /******************* Bit definition for CAN_F2R1 register *******************/
2889 #define CAN_F2R1_FB0_Pos (0U)
2890 #define CAN_F2R1_FB0_Msk (0x1U << CAN_F2R1_FB0_Pos) /*!< 0x00000001 */
2891 #define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk /*!<Filter bit 0 */
2892 #define CAN_F2R1_FB1_Pos (1U)
2893 #define CAN_F2R1_FB1_Msk (0x1U << CAN_F2R1_FB1_Pos) /*!< 0x00000002 */
2894 #define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk /*!<Filter bit 1 */
2895 #define CAN_F2R1_FB2_Pos (2U)
2896 #define CAN_F2R1_FB2_Msk (0x1U << CAN_F2R1_FB2_Pos) /*!< 0x00000004 */
2897 #define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk /*!<Filter bit 2 */
2898 #define CAN_F2R1_FB3_Pos (3U)
2899 #define CAN_F2R1_FB3_Msk (0x1U << CAN_F2R1_FB3_Pos) /*!< 0x00000008 */
2900 #define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk /*!<Filter bit 3 */
2901 #define CAN_F2R1_FB4_Pos (4U)
2902 #define CAN_F2R1_FB4_Msk (0x1U << CAN_F2R1_FB4_Pos) /*!< 0x00000010 */
2903 #define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk /*!<Filter bit 4 */
2904 #define CAN_F2R1_FB5_Pos (5U)
2905 #define CAN_F2R1_FB5_Msk (0x1U << CAN_F2R1_FB5_Pos) /*!< 0x00000020 */
2906 #define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk /*!<Filter bit 5 */
2907 #define CAN_F2R1_FB6_Pos (6U)
2908 #define CAN_F2R1_FB6_Msk (0x1U << CAN_F2R1_FB6_Pos) /*!< 0x00000040 */
2909 #define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk /*!<Filter bit 6 */
2910 #define CAN_F2R1_FB7_Pos (7U)
2911 #define CAN_F2R1_FB7_Msk (0x1U << CAN_F2R1_FB7_Pos) /*!< 0x00000080 */
2912 #define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk /*!<Filter bit 7 */
2913 #define CAN_F2R1_FB8_Pos (8U)
2914 #define CAN_F2R1_FB8_Msk (0x1U << CAN_F2R1_FB8_Pos) /*!< 0x00000100 */
2915 #define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk /*!<Filter bit 8 */
2916 #define CAN_F2R1_FB9_Pos (9U)
2917 #define CAN_F2R1_FB9_Msk (0x1U << CAN_F2R1_FB9_Pos) /*!< 0x00000200 */
2918 #define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk /*!<Filter bit 9 */
2919 #define CAN_F2R1_FB10_Pos (10U)
2920 #define CAN_F2R1_FB10_Msk (0x1U << CAN_F2R1_FB10_Pos) /*!< 0x00000400 */
2921 #define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk /*!<Filter bit 10 */
2922 #define CAN_F2R1_FB11_Pos (11U)
2923 #define CAN_F2R1_FB11_Msk (0x1U << CAN_F2R1_FB11_Pos) /*!< 0x00000800 */
2924 #define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk /*!<Filter bit 11 */
2925 #define CAN_F2R1_FB12_Pos (12U)
2926 #define CAN_F2R1_FB12_Msk (0x1U << CAN_F2R1_FB12_Pos) /*!< 0x00001000 */
2927 #define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk /*!<Filter bit 12 */
2928 #define CAN_F2R1_FB13_Pos (13U)
2929 #define CAN_F2R1_FB13_Msk (0x1U << CAN_F2R1_FB13_Pos) /*!< 0x00002000 */
2930 #define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk /*!<Filter bit 13 */
2931 #define CAN_F2R1_FB14_Pos (14U)
2932 #define CAN_F2R1_FB14_Msk (0x1U << CAN_F2R1_FB14_Pos) /*!< 0x00004000 */
2933 #define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk /*!<Filter bit 14 */
2934 #define CAN_F2R1_FB15_Pos (15U)
2935 #define CAN_F2R1_FB15_Msk (0x1U << CAN_F2R1_FB15_Pos) /*!< 0x00008000 */
2936 #define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk /*!<Filter bit 15 */
2937 #define CAN_F2R1_FB16_Pos (16U)
2938 #define CAN_F2R1_FB16_Msk (0x1U << CAN_F2R1_FB16_Pos) /*!< 0x00010000 */
2939 #define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk /*!<Filter bit 16 */
2940 #define CAN_F2R1_FB17_Pos (17U)
2941 #define CAN_F2R1_FB17_Msk (0x1U << CAN_F2R1_FB17_Pos) /*!< 0x00020000 */
2942 #define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk /*!<Filter bit 17 */
2943 #define CAN_F2R1_FB18_Pos (18U)
2944 #define CAN_F2R1_FB18_Msk (0x1U << CAN_F2R1_FB18_Pos) /*!< 0x00040000 */
2945 #define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk /*!<Filter bit 18 */
2946 #define CAN_F2R1_FB19_Pos (19U)
2947 #define CAN_F2R1_FB19_Msk (0x1U << CAN_F2R1_FB19_Pos) /*!< 0x00080000 */
2948 #define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk /*!<Filter bit 19 */
2949 #define CAN_F2R1_FB20_Pos (20U)
2950 #define CAN_F2R1_FB20_Msk (0x1U << CAN_F2R1_FB20_Pos) /*!< 0x00100000 */
2951 #define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk /*!<Filter bit 20 */
2952 #define CAN_F2R1_FB21_Pos (21U)
2953 #define CAN_F2R1_FB21_Msk (0x1U << CAN_F2R1_FB21_Pos) /*!< 0x00200000 */
2954 #define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk /*!<Filter bit 21 */
2955 #define CAN_F2R1_FB22_Pos (22U)
2956 #define CAN_F2R1_FB22_Msk (0x1U << CAN_F2R1_FB22_Pos) /*!< 0x00400000 */
2957 #define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk /*!<Filter bit 22 */
2958 #define CAN_F2R1_FB23_Pos (23U)
2959 #define CAN_F2R1_FB23_Msk (0x1U << CAN_F2R1_FB23_Pos) /*!< 0x00800000 */
2960 #define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk /*!<Filter bit 23 */
2961 #define CAN_F2R1_FB24_Pos (24U)
2962 #define CAN_F2R1_FB24_Msk (0x1U << CAN_F2R1_FB24_Pos) /*!< 0x01000000 */
2963 #define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk /*!<Filter bit 24 */
2964 #define CAN_F2R1_FB25_Pos (25U)
2965 #define CAN_F2R1_FB25_Msk (0x1U << CAN_F2R1_FB25_Pos) /*!< 0x02000000 */
2966 #define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk /*!<Filter bit 25 */
2967 #define CAN_F2R1_FB26_Pos (26U)
2968 #define CAN_F2R1_FB26_Msk (0x1U << CAN_F2R1_FB26_Pos) /*!< 0x04000000 */
2969 #define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk /*!<Filter bit 26 */
2970 #define CAN_F2R1_FB27_Pos (27U)
2971 #define CAN_F2R1_FB27_Msk (0x1U << CAN_F2R1_FB27_Pos) /*!< 0x08000000 */
2972 #define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk /*!<Filter bit 27 */
2973 #define CAN_F2R1_FB28_Pos (28U)
2974 #define CAN_F2R1_FB28_Msk (0x1U << CAN_F2R1_FB28_Pos) /*!< 0x10000000 */
2975 #define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk /*!<Filter bit 28 */
2976 #define CAN_F2R1_FB29_Pos (29U)
2977 #define CAN_F2R1_FB29_Msk (0x1U << CAN_F2R1_FB29_Pos) /*!< 0x20000000 */
2978 #define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk /*!<Filter bit 29 */
2979 #define CAN_F2R1_FB30_Pos (30U)
2980 #define CAN_F2R1_FB30_Msk (0x1U << CAN_F2R1_FB30_Pos) /*!< 0x40000000 */
2981 #define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk /*!<Filter bit 30 */
2982 #define CAN_F2R1_FB31_Pos (31U)
2983 #define CAN_F2R1_FB31_Msk (0x1U << CAN_F2R1_FB31_Pos) /*!< 0x80000000 */
2984 #define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk /*!<Filter bit 31 */
2985
2986 /******************* Bit definition for CAN_F3R1 register *******************/
2987 #define CAN_F3R1_FB0_Pos (0U)
2988 #define CAN_F3R1_FB0_Msk (0x1U << CAN_F3R1_FB0_Pos) /*!< 0x00000001 */
2989 #define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk /*!<Filter bit 0 */
2990 #define CAN_F3R1_FB1_Pos (1U)
2991 #define CAN_F3R1_FB1_Msk (0x1U << CAN_F3R1_FB1_Pos) /*!< 0x00000002 */
2992 #define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk /*!<Filter bit 1 */
2993 #define CAN_F3R1_FB2_Pos (2U)
2994 #define CAN_F3R1_FB2_Msk (0x1U << CAN_F3R1_FB2_Pos) /*!< 0x00000004 */
2995 #define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk /*!<Filter bit 2 */
2996 #define CAN_F3R1_FB3_Pos (3U)
2997 #define CAN_F3R1_FB3_Msk (0x1U << CAN_F3R1_FB3_Pos) /*!< 0x00000008 */
2998 #define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk /*!<Filter bit 3 */
2999 #define CAN_F3R1_FB4_Pos (4U)
3000 #define CAN_F3R1_FB4_Msk (0x1U << CAN_F3R1_FB4_Pos) /*!< 0x00000010 */
3001 #define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk /*!<Filter bit 4 */
3002 #define CAN_F3R1_FB5_Pos (5U)
3003 #define CAN_F3R1_FB5_Msk (0x1U << CAN_F3R1_FB5_Pos) /*!< 0x00000020 */
3004 #define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk /*!<Filter bit 5 */
3005 #define CAN_F3R1_FB6_Pos (6U)
3006 #define CAN_F3R1_FB6_Msk (0x1U << CAN_F3R1_FB6_Pos) /*!< 0x00000040 */
3007 #define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk /*!<Filter bit 6 */
3008 #define CAN_F3R1_FB7_Pos (7U)
3009 #define CAN_F3R1_FB7_Msk (0x1U << CAN_F3R1_FB7_Pos) /*!< 0x00000080 */
3010 #define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk /*!<Filter bit 7 */
3011 #define CAN_F3R1_FB8_Pos (8U)
3012 #define CAN_F3R1_FB8_Msk (0x1U << CAN_F3R1_FB8_Pos) /*!< 0x00000100 */
3013 #define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk /*!<Filter bit 8 */
3014 #define CAN_F3R1_FB9_Pos (9U)
3015 #define CAN_F3R1_FB9_Msk (0x1U << CAN_F3R1_FB9_Pos) /*!< 0x00000200 */
3016 #define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk /*!<Filter bit 9 */
3017 #define CAN_F3R1_FB10_Pos (10U)
3018 #define CAN_F3R1_FB10_Msk (0x1U << CAN_F3R1_FB10_Pos) /*!< 0x00000400 */
3019 #define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk /*!<Filter bit 10 */
3020 #define CAN_F3R1_FB11_Pos (11U)
3021 #define CAN_F3R1_FB11_Msk (0x1U << CAN_F3R1_FB11_Pos) /*!< 0x00000800 */
3022 #define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk /*!<Filter bit 11 */
3023 #define CAN_F3R1_FB12_Pos (12U)
3024 #define CAN_F3R1_FB12_Msk (0x1U << CAN_F3R1_FB12_Pos) /*!< 0x00001000 */
3025 #define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk /*!<Filter bit 12 */
3026 #define CAN_F3R1_FB13_Pos (13U)
3027 #define CAN_F3R1_FB13_Msk (0x1U << CAN_F3R1_FB13_Pos) /*!< 0x00002000 */
3028 #define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk /*!<Filter bit 13 */
3029 #define CAN_F3R1_FB14_Pos (14U)
3030 #define CAN_F3R1_FB14_Msk (0x1U << CAN_F3R1_FB14_Pos) /*!< 0x00004000 */
3031 #define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk /*!<Filter bit 14 */
3032 #define CAN_F3R1_FB15_Pos (15U)
3033 #define CAN_F3R1_FB15_Msk (0x1U << CAN_F3R1_FB15_Pos) /*!< 0x00008000 */
3034 #define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk /*!<Filter bit 15 */
3035 #define CAN_F3R1_FB16_Pos (16U)
3036 #define CAN_F3R1_FB16_Msk (0x1U << CAN_F3R1_FB16_Pos) /*!< 0x00010000 */
3037 #define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk /*!<Filter bit 16 */
3038 #define CAN_F3R1_FB17_Pos (17U)
3039 #define CAN_F3R1_FB17_Msk (0x1U << CAN_F3R1_FB17_Pos) /*!< 0x00020000 */
3040 #define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk /*!<Filter bit 17 */
3041 #define CAN_F3R1_FB18_Pos (18U)
3042 #define CAN_F3R1_FB18_Msk (0x1U << CAN_F3R1_FB18_Pos) /*!< 0x00040000 */
3043 #define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk /*!<Filter bit 18 */
3044 #define CAN_F3R1_FB19_Pos (19U)
3045 #define CAN_F3R1_FB19_Msk (0x1U << CAN_F3R1_FB19_Pos) /*!< 0x00080000 */
3046 #define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk /*!<Filter bit 19 */
3047 #define CAN_F3R1_FB20_Pos (20U)
3048 #define CAN_F3R1_FB20_Msk (0x1U << CAN_F3R1_FB20_Pos) /*!< 0x00100000 */
3049 #define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk /*!<Filter bit 20 */
3050 #define CAN_F3R1_FB21_Pos (21U)
3051 #define CAN_F3R1_FB21_Msk (0x1U << CAN_F3R1_FB21_Pos) /*!< 0x00200000 */
3052 #define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk /*!<Filter bit 21 */
3053 #define CAN_F3R1_FB22_Pos (22U)
3054 #define CAN_F3R1_FB22_Msk (0x1U << CAN_F3R1_FB22_Pos) /*!< 0x00400000 */
3055 #define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk /*!<Filter bit 22 */
3056 #define CAN_F3R1_FB23_Pos (23U)
3057 #define CAN_F3R1_FB23_Msk (0x1U << CAN_F3R1_FB23_Pos) /*!< 0x00800000 */
3058 #define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk /*!<Filter bit 23 */
3059 #define CAN_F3R1_FB24_Pos (24U)
3060 #define CAN_F3R1_FB24_Msk (0x1U << CAN_F3R1_FB24_Pos) /*!< 0x01000000 */
3061 #define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk /*!<Filter bit 24 */
3062 #define CAN_F3R1_FB25_Pos (25U)
3063 #define CAN_F3R1_FB25_Msk (0x1U << CAN_F3R1_FB25_Pos) /*!< 0x02000000 */
3064 #define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk /*!<Filter bit 25 */
3065 #define CAN_F3R1_FB26_Pos (26U)
3066 #define CAN_F3R1_FB26_Msk (0x1U << CAN_F3R1_FB26_Pos) /*!< 0x04000000 */
3067 #define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk /*!<Filter bit 26 */
3068 #define CAN_F3R1_FB27_Pos (27U)
3069 #define CAN_F3R1_FB27_Msk (0x1U << CAN_F3R1_FB27_Pos) /*!< 0x08000000 */
3070 #define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk /*!<Filter bit 27 */
3071 #define CAN_F3R1_FB28_Pos (28U)
3072 #define CAN_F3R1_FB28_Msk (0x1U << CAN_F3R1_FB28_Pos) /*!< 0x10000000 */
3073 #define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk /*!<Filter bit 28 */
3074 #define CAN_F3R1_FB29_Pos (29U)
3075 #define CAN_F3R1_FB29_Msk (0x1U << CAN_F3R1_FB29_Pos) /*!< 0x20000000 */
3076 #define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk /*!<Filter bit 29 */
3077 #define CAN_F3R1_FB30_Pos (30U)
3078 #define CAN_F3R1_FB30_Msk (0x1U << CAN_F3R1_FB30_Pos) /*!< 0x40000000 */
3079 #define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk /*!<Filter bit 30 */
3080 #define CAN_F3R1_FB31_Pos (31U)
3081 #define CAN_F3R1_FB31_Msk (0x1U << CAN_F3R1_FB31_Pos) /*!< 0x80000000 */
3082 #define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk /*!<Filter bit 31 */
3083
3084 /******************* Bit definition for CAN_F4R1 register *******************/
3085 #define CAN_F4R1_FB0_Pos (0U)
3086 #define CAN_F4R1_FB0_Msk (0x1U << CAN_F4R1_FB0_Pos) /*!< 0x00000001 */
3087 #define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk /*!<Filter bit 0 */
3088 #define CAN_F4R1_FB1_Pos (1U)
3089 #define CAN_F4R1_FB1_Msk (0x1U << CAN_F4R1_FB1_Pos) /*!< 0x00000002 */
3090 #define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk /*!<Filter bit 1 */
3091 #define CAN_F4R1_FB2_Pos (2U)
3092 #define CAN_F4R1_FB2_Msk (0x1U << CAN_F4R1_FB2_Pos) /*!< 0x00000004 */
3093 #define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk /*!<Filter bit 2 */
3094 #define CAN_F4R1_FB3_Pos (3U)
3095 #define CAN_F4R1_FB3_Msk (0x1U << CAN_F4R1_FB3_Pos) /*!< 0x00000008 */
3096 #define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk /*!<Filter bit 3 */
3097 #define CAN_F4R1_FB4_Pos (4U)
3098 #define CAN_F4R1_FB4_Msk (0x1U << CAN_F4R1_FB4_Pos) /*!< 0x00000010 */
3099 #define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk /*!<Filter bit 4 */
3100 #define CAN_F4R1_FB5_Pos (5U)
3101 #define CAN_F4R1_FB5_Msk (0x1U << CAN_F4R1_FB5_Pos) /*!< 0x00000020 */
3102 #define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk /*!<Filter bit 5 */
3103 #define CAN_F4R1_FB6_Pos (6U)
3104 #define CAN_F4R1_FB6_Msk (0x1U << CAN_F4R1_FB6_Pos) /*!< 0x00000040 */
3105 #define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk /*!<Filter bit 6 */
3106 #define CAN_F4R1_FB7_Pos (7U)
3107 #define CAN_F4R1_FB7_Msk (0x1U << CAN_F4R1_FB7_Pos) /*!< 0x00000080 */
3108 #define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk /*!<Filter bit 7 */
3109 #define CAN_F4R1_FB8_Pos (8U)
3110 #define CAN_F4R1_FB8_Msk (0x1U << CAN_F4R1_FB8_Pos) /*!< 0x00000100 */
3111 #define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk /*!<Filter bit 8 */
3112 #define CAN_F4R1_FB9_Pos (9U)
3113 #define CAN_F4R1_FB9_Msk (0x1U << CAN_F4R1_FB9_Pos) /*!< 0x00000200 */
3114 #define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk /*!<Filter bit 9 */
3115 #define CAN_F4R1_FB10_Pos (10U)
3116 #define CAN_F4R1_FB10_Msk (0x1U << CAN_F4R1_FB10_Pos) /*!< 0x00000400 */
3117 #define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk /*!<Filter bit 10 */
3118 #define CAN_F4R1_FB11_Pos (11U)
3119 #define CAN_F4R1_FB11_Msk (0x1U << CAN_F4R1_FB11_Pos) /*!< 0x00000800 */
3120 #define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk /*!<Filter bit 11 */
3121 #define CAN_F4R1_FB12_Pos (12U)
3122 #define CAN_F4R1_FB12_Msk (0x1U << CAN_F4R1_FB12_Pos) /*!< 0x00001000 */
3123 #define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk /*!<Filter bit 12 */
3124 #define CAN_F4R1_FB13_Pos (13U)
3125 #define CAN_F4R1_FB13_Msk (0x1U << CAN_F4R1_FB13_Pos) /*!< 0x00002000 */
3126 #define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk /*!<Filter bit 13 */
3127 #define CAN_F4R1_FB14_Pos (14U)
3128 #define CAN_F4R1_FB14_Msk (0x1U << CAN_F4R1_FB14_Pos) /*!< 0x00004000 */
3129 #define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk /*!<Filter bit 14 */
3130 #define CAN_F4R1_FB15_Pos (15U)
3131 #define CAN_F4R1_FB15_Msk (0x1U << CAN_F4R1_FB15_Pos) /*!< 0x00008000 */
3132 #define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk /*!<Filter bit 15 */
3133 #define CAN_F4R1_FB16_Pos (16U)
3134 #define CAN_F4R1_FB16_Msk (0x1U << CAN_F4R1_FB16_Pos) /*!< 0x00010000 */
3135 #define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk /*!<Filter bit 16 */
3136 #define CAN_F4R1_FB17_Pos (17U)
3137 #define CAN_F4R1_FB17_Msk (0x1U << CAN_F4R1_FB17_Pos) /*!< 0x00020000 */
3138 #define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk /*!<Filter bit 17 */
3139 #define CAN_F4R1_FB18_Pos (18U)
3140 #define CAN_F4R1_FB18_Msk (0x1U << CAN_F4R1_FB18_Pos) /*!< 0x00040000 */
3141 #define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk /*!<Filter bit 18 */
3142 #define CAN_F4R1_FB19_Pos (19U)
3143 #define CAN_F4R1_FB19_Msk (0x1U << CAN_F4R1_FB19_Pos) /*!< 0x00080000 */
3144 #define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk /*!<Filter bit 19 */
3145 #define CAN_F4R1_FB20_Pos (20U)
3146 #define CAN_F4R1_FB20_Msk (0x1U << CAN_F4R1_FB20_Pos) /*!< 0x00100000 */
3147 #define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk /*!<Filter bit 20 */
3148 #define CAN_F4R1_FB21_Pos (21U)
3149 #define CAN_F4R1_FB21_Msk (0x1U << CAN_F4R1_FB21_Pos) /*!< 0x00200000 */
3150 #define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk /*!<Filter bit 21 */
3151 #define CAN_F4R1_FB22_Pos (22U)
3152 #define CAN_F4R1_FB22_Msk (0x1U << CAN_F4R1_FB22_Pos) /*!< 0x00400000 */
3153 #define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk /*!<Filter bit 22 */
3154 #define CAN_F4R1_FB23_Pos (23U)
3155 #define CAN_F4R1_FB23_Msk (0x1U << CAN_F4R1_FB23_Pos) /*!< 0x00800000 */
3156 #define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk /*!<Filter bit 23 */
3157 #define CAN_F4R1_FB24_Pos (24U)
3158 #define CAN_F4R1_FB24_Msk (0x1U << CAN_F4R1_FB24_Pos) /*!< 0x01000000 */
3159 #define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk /*!<Filter bit 24 */
3160 #define CAN_F4R1_FB25_Pos (25U)
3161 #define CAN_F4R1_FB25_Msk (0x1U << CAN_F4R1_FB25_Pos) /*!< 0x02000000 */
3162 #define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk /*!<Filter bit 25 */
3163 #define CAN_F4R1_FB26_Pos (26U)
3164 #define CAN_F4R1_FB26_Msk (0x1U << CAN_F4R1_FB26_Pos) /*!< 0x04000000 */
3165 #define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk /*!<Filter bit 26 */
3166 #define CAN_F4R1_FB27_Pos (27U)
3167 #define CAN_F4R1_FB27_Msk (0x1U << CAN_F4R1_FB27_Pos) /*!< 0x08000000 */
3168 #define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk /*!<Filter bit 27 */
3169 #define CAN_F4R1_FB28_Pos (28U)
3170 #define CAN_F4R1_FB28_Msk (0x1U << CAN_F4R1_FB28_Pos) /*!< 0x10000000 */
3171 #define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk /*!<Filter bit 28 */
3172 #define CAN_F4R1_FB29_Pos (29U)
3173 #define CAN_F4R1_FB29_Msk (0x1U << CAN_F4R1_FB29_Pos) /*!< 0x20000000 */
3174 #define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk /*!<Filter bit 29 */
3175 #define CAN_F4R1_FB30_Pos (30U)
3176 #define CAN_F4R1_FB30_Msk (0x1U << CAN_F4R1_FB30_Pos) /*!< 0x40000000 */
3177 #define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk /*!<Filter bit 30 */
3178 #define CAN_F4R1_FB31_Pos (31U)
3179 #define CAN_F4R1_FB31_Msk (0x1U << CAN_F4R1_FB31_Pos) /*!< 0x80000000 */
3180 #define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk /*!<Filter bit 31 */
3181
3182 /******************* Bit definition for CAN_F5R1 register *******************/
3183 #define CAN_F5R1_FB0_Pos (0U)
3184 #define CAN_F5R1_FB0_Msk (0x1U << CAN_F5R1_FB0_Pos) /*!< 0x00000001 */
3185 #define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk /*!<Filter bit 0 */
3186 #define CAN_F5R1_FB1_Pos (1U)
3187 #define CAN_F5R1_FB1_Msk (0x1U << CAN_F5R1_FB1_Pos) /*!< 0x00000002 */
3188 #define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk /*!<Filter bit 1 */
3189 #define CAN_F5R1_FB2_Pos (2U)
3190 #define CAN_F5R1_FB2_Msk (0x1U << CAN_F5R1_FB2_Pos) /*!< 0x00000004 */
3191 #define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk /*!<Filter bit 2 */
3192 #define CAN_F5R1_FB3_Pos (3U)
3193 #define CAN_F5R1_FB3_Msk (0x1U << CAN_F5R1_FB3_Pos) /*!< 0x00000008 */
3194 #define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk /*!<Filter bit 3 */
3195 #define CAN_F5R1_FB4_Pos (4U)
3196 #define CAN_F5R1_FB4_Msk (0x1U << CAN_F5R1_FB4_Pos) /*!< 0x00000010 */
3197 #define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk /*!<Filter bit 4 */
3198 #define CAN_F5R1_FB5_Pos (5U)
3199 #define CAN_F5R1_FB5_Msk (0x1U << CAN_F5R1_FB5_Pos) /*!< 0x00000020 */
3200 #define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk /*!<Filter bit 5 */
3201 #define CAN_F5R1_FB6_Pos (6U)
3202 #define CAN_F5R1_FB6_Msk (0x1U << CAN_F5R1_FB6_Pos) /*!< 0x00000040 */
3203 #define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk /*!<Filter bit 6 */
3204 #define CAN_F5R1_FB7_Pos (7U)
3205 #define CAN_F5R1_FB7_Msk (0x1U << CAN_F5R1_FB7_Pos) /*!< 0x00000080 */
3206 #define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk /*!<Filter bit 7 */
3207 #define CAN_F5R1_FB8_Pos (8U)
3208 #define CAN_F5R1_FB8_Msk (0x1U << CAN_F5R1_FB8_Pos) /*!< 0x00000100 */
3209 #define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk /*!<Filter bit 8 */
3210 #define CAN_F5R1_FB9_Pos (9U)
3211 #define CAN_F5R1_FB9_Msk (0x1U << CAN_F5R1_FB9_Pos) /*!< 0x00000200 */
3212 #define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk /*!<Filter bit 9 */
3213 #define CAN_F5R1_FB10_Pos (10U)
3214 #define CAN_F5R1_FB10_Msk (0x1U << CAN_F5R1_FB10_Pos) /*!< 0x00000400 */
3215 #define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk /*!<Filter bit 10 */
3216 #define CAN_F5R1_FB11_Pos (11U)
3217 #define CAN_F5R1_FB11_Msk (0x1U << CAN_F5R1_FB11_Pos) /*!< 0x00000800 */
3218 #define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk /*!<Filter bit 11 */
3219 #define CAN_F5R1_FB12_Pos (12U)
3220 #define CAN_F5R1_FB12_Msk (0x1U << CAN_F5R1_FB12_Pos) /*!< 0x00001000 */
3221 #define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk /*!<Filter bit 12 */
3222 #define CAN_F5R1_FB13_Pos (13U)
3223 #define CAN_F5R1_FB13_Msk (0x1U << CAN_F5R1_FB13_Pos) /*!< 0x00002000 */
3224 #define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk /*!<Filter bit 13 */
3225 #define CAN_F5R1_FB14_Pos (14U)
3226 #define CAN_F5R1_FB14_Msk (0x1U << CAN_F5R1_FB14_Pos) /*!< 0x00004000 */
3227 #define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk /*!<Filter bit 14 */
3228 #define CAN_F5R1_FB15_Pos (15U)
3229 #define CAN_F5R1_FB15_Msk (0x1U << CAN_F5R1_FB15_Pos) /*!< 0x00008000 */
3230 #define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk /*!<Filter bit 15 */
3231 #define CAN_F5R1_FB16_Pos (16U)
3232 #define CAN_F5R1_FB16_Msk (0x1U << CAN_F5R1_FB16_Pos) /*!< 0x00010000 */
3233 #define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk /*!<Filter bit 16 */
3234 #define CAN_F5R1_FB17_Pos (17U)
3235 #define CAN_F5R1_FB17_Msk (0x1U << CAN_F5R1_FB17_Pos) /*!< 0x00020000 */
3236 #define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk /*!<Filter bit 17 */
3237 #define CAN_F5R1_FB18_Pos (18U)
3238 #define CAN_F5R1_FB18_Msk (0x1U << CAN_F5R1_FB18_Pos) /*!< 0x00040000 */
3239 #define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk /*!<Filter bit 18 */
3240 #define CAN_F5R1_FB19_Pos (19U)
3241 #define CAN_F5R1_FB19_Msk (0x1U << CAN_F5R1_FB19_Pos) /*!< 0x00080000 */
3242 #define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk /*!<Filter bit 19 */
3243 #define CAN_F5R1_FB20_Pos (20U)
3244 #define CAN_F5R1_FB20_Msk (0x1U << CAN_F5R1_FB20_Pos) /*!< 0x00100000 */
3245 #define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk /*!<Filter bit 20 */
3246 #define CAN_F5R1_FB21_Pos (21U)
3247 #define CAN_F5R1_FB21_Msk (0x1U << CAN_F5R1_FB21_Pos) /*!< 0x00200000 */
3248 #define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk /*!<Filter bit 21 */
3249 #define CAN_F5R1_FB22_Pos (22U)
3250 #define CAN_F5R1_FB22_Msk (0x1U << CAN_F5R1_FB22_Pos) /*!< 0x00400000 */
3251 #define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk /*!<Filter bit 22 */
3252 #define CAN_F5R1_FB23_Pos (23U)
3253 #define CAN_F5R1_FB23_Msk (0x1U << CAN_F5R1_FB23_Pos) /*!< 0x00800000 */
3254 #define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk /*!<Filter bit 23 */
3255 #define CAN_F5R1_FB24_Pos (24U)
3256 #define CAN_F5R1_FB24_Msk (0x1U << CAN_F5R1_FB24_Pos) /*!< 0x01000000 */
3257 #define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk /*!<Filter bit 24 */
3258 #define CAN_F5R1_FB25_Pos (25U)
3259 #define CAN_F5R1_FB25_Msk (0x1U << CAN_F5R1_FB25_Pos) /*!< 0x02000000 */
3260 #define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk /*!<Filter bit 25 */
3261 #define CAN_F5R1_FB26_Pos (26U)
3262 #define CAN_F5R1_FB26_Msk (0x1U << CAN_F5R1_FB26_Pos) /*!< 0x04000000 */
3263 #define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk /*!<Filter bit 26 */
3264 #define CAN_F5R1_FB27_Pos (27U)
3265 #define CAN_F5R1_FB27_Msk (0x1U << CAN_F5R1_FB27_Pos) /*!< 0x08000000 */
3266 #define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk /*!<Filter bit 27 */
3267 #define CAN_F5R1_FB28_Pos (28U)
3268 #define CAN_F5R1_FB28_Msk (0x1U << CAN_F5R1_FB28_Pos) /*!< 0x10000000 */
3269 #define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk /*!<Filter bit 28 */
3270 #define CAN_F5R1_FB29_Pos (29U)
3271 #define CAN_F5R1_FB29_Msk (0x1U << CAN_F5R1_FB29_Pos) /*!< 0x20000000 */
3272 #define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk /*!<Filter bit 29 */
3273 #define CAN_F5R1_FB30_Pos (30U)
3274 #define CAN_F5R1_FB30_Msk (0x1U << CAN_F5R1_FB30_Pos) /*!< 0x40000000 */
3275 #define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk /*!<Filter bit 30 */
3276 #define CAN_F5R1_FB31_Pos (31U)
3277 #define CAN_F5R1_FB31_Msk (0x1U << CAN_F5R1_FB31_Pos) /*!< 0x80000000 */
3278 #define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk /*!<Filter bit 31 */
3279
3280 /******************* Bit definition for CAN_F6R1 register *******************/
3281 #define CAN_F6R1_FB0_Pos (0U)
3282 #define CAN_F6R1_FB0_Msk (0x1U << CAN_F6R1_FB0_Pos) /*!< 0x00000001 */
3283 #define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk /*!<Filter bit 0 */
3284 #define CAN_F6R1_FB1_Pos (1U)
3285 #define CAN_F6R1_FB1_Msk (0x1U << CAN_F6R1_FB1_Pos) /*!< 0x00000002 */
3286 #define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk /*!<Filter bit 1 */
3287 #define CAN_F6R1_FB2_Pos (2U)
3288 #define CAN_F6R1_FB2_Msk (0x1U << CAN_F6R1_FB2_Pos) /*!< 0x00000004 */
3289 #define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk /*!<Filter bit 2 */
3290 #define CAN_F6R1_FB3_Pos (3U)
3291 #define CAN_F6R1_FB3_Msk (0x1U << CAN_F6R1_FB3_Pos) /*!< 0x00000008 */
3292 #define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk /*!<Filter bit 3 */
3293 #define CAN_F6R1_FB4_Pos (4U)
3294 #define CAN_F6R1_FB4_Msk (0x1U << CAN_F6R1_FB4_Pos) /*!< 0x00000010 */
3295 #define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk /*!<Filter bit 4 */
3296 #define CAN_F6R1_FB5_Pos (5U)
3297 #define CAN_F6R1_FB5_Msk (0x1U << CAN_F6R1_FB5_Pos) /*!< 0x00000020 */
3298 #define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk /*!<Filter bit 5 */
3299 #define CAN_F6R1_FB6_Pos (6U)
3300 #define CAN_F6R1_FB6_Msk (0x1U << CAN_F6R1_FB6_Pos) /*!< 0x00000040 */
3301 #define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk /*!<Filter bit 6 */
3302 #define CAN_F6R1_FB7_Pos (7U)
3303 #define CAN_F6R1_FB7_Msk (0x1U << CAN_F6R1_FB7_Pos) /*!< 0x00000080 */
3304 #define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk /*!<Filter bit 7 */
3305 #define CAN_F6R1_FB8_Pos (8U)
3306 #define CAN_F6R1_FB8_Msk (0x1U << CAN_F6R1_FB8_Pos) /*!< 0x00000100 */
3307 #define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk /*!<Filter bit 8 */
3308 #define CAN_F6R1_FB9_Pos (9U)
3309 #define CAN_F6R1_FB9_Msk (0x1U << CAN_F6R1_FB9_Pos) /*!< 0x00000200 */
3310 #define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk /*!<Filter bit 9 */
3311 #define CAN_F6R1_FB10_Pos (10U)
3312 #define CAN_F6R1_FB10_Msk (0x1U << CAN_F6R1_FB10_Pos) /*!< 0x00000400 */
3313 #define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk /*!<Filter bit 10 */
3314 #define CAN_F6R1_FB11_Pos (11U)
3315 #define CAN_F6R1_FB11_Msk (0x1U << CAN_F6R1_FB11_Pos) /*!< 0x00000800 */
3316 #define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk /*!<Filter bit 11 */
3317 #define CAN_F6R1_FB12_Pos (12U)
3318 #define CAN_F6R1_FB12_Msk (0x1U << CAN_F6R1_FB12_Pos) /*!< 0x00001000 */
3319 #define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk /*!<Filter bit 12 */
3320 #define CAN_F6R1_FB13_Pos (13U)
3321 #define CAN_F6R1_FB13_Msk (0x1U << CAN_F6R1_FB13_Pos) /*!< 0x00002000 */
3322 #define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk /*!<Filter bit 13 */
3323 #define CAN_F6R1_FB14_Pos (14U)
3324 #define CAN_F6R1_FB14_Msk (0x1U << CAN_F6R1_FB14_Pos) /*!< 0x00004000 */
3325 #define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk /*!<Filter bit 14 */
3326 #define CAN_F6R1_FB15_Pos (15U)
3327 #define CAN_F6R1_FB15_Msk (0x1U << CAN_F6R1_FB15_Pos) /*!< 0x00008000 */
3328 #define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk /*!<Filter bit 15 */
3329 #define CAN_F6R1_FB16_Pos (16U)
3330 #define CAN_F6R1_FB16_Msk (0x1U << CAN_F6R1_FB16_Pos) /*!< 0x00010000 */
3331 #define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk /*!<Filter bit 16 */
3332 #define CAN_F6R1_FB17_Pos (17U)
3333 #define CAN_F6R1_FB17_Msk (0x1U << CAN_F6R1_FB17_Pos) /*!< 0x00020000 */
3334 #define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk /*!<Filter bit 17 */
3335 #define CAN_F6R1_FB18_Pos (18U)
3336 #define CAN_F6R1_FB18_Msk (0x1U << CAN_F6R1_FB18_Pos) /*!< 0x00040000 */
3337 #define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk /*!<Filter bit 18 */
3338 #define CAN_F6R1_FB19_Pos (19U)
3339 #define CAN_F6R1_FB19_Msk (0x1U << CAN_F6R1_FB19_Pos) /*!< 0x00080000 */
3340 #define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk /*!<Filter bit 19 */
3341 #define CAN_F6R1_FB20_Pos (20U)
3342 #define CAN_F6R1_FB20_Msk (0x1U << CAN_F6R1_FB20_Pos) /*!< 0x00100000 */
3343 #define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk /*!<Filter bit 20 */
3344 #define CAN_F6R1_FB21_Pos (21U)
3345 #define CAN_F6R1_FB21_Msk (0x1U << CAN_F6R1_FB21_Pos) /*!< 0x00200000 */
3346 #define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk /*!<Filter bit 21 */
3347 #define CAN_F6R1_FB22_Pos (22U)
3348 #define CAN_F6R1_FB22_Msk (0x1U << CAN_F6R1_FB22_Pos) /*!< 0x00400000 */
3349 #define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk /*!<Filter bit 22 */
3350 #define CAN_F6R1_FB23_Pos (23U)
3351 #define CAN_F6R1_FB23_Msk (0x1U << CAN_F6R1_FB23_Pos) /*!< 0x00800000 */
3352 #define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk /*!<Filter bit 23 */
3353 #define CAN_F6R1_FB24_Pos (24U)
3354 #define CAN_F6R1_FB24_Msk (0x1U << CAN_F6R1_FB24_Pos) /*!< 0x01000000 */
3355 #define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk /*!<Filter bit 24 */
3356 #define CAN_F6R1_FB25_Pos (25U)
3357 #define CAN_F6R1_FB25_Msk (0x1U << CAN_F6R1_FB25_Pos) /*!< 0x02000000 */
3358 #define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk /*!<Filter bit 25 */
3359 #define CAN_F6R1_FB26_Pos (26U)
3360 #define CAN_F6R1_FB26_Msk (0x1U << CAN_F6R1_FB26_Pos) /*!< 0x04000000 */
3361 #define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk /*!<Filter bit 26 */
3362 #define CAN_F6R1_FB27_Pos (27U)
3363 #define CAN_F6R1_FB27_Msk (0x1U << CAN_F6R1_FB27_Pos) /*!< 0x08000000 */
3364 #define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk /*!<Filter bit 27 */
3365 #define CAN_F6R1_FB28_Pos (28U)
3366 #define CAN_F6R1_FB28_Msk (0x1U << CAN_F6R1_FB28_Pos) /*!< 0x10000000 */
3367 #define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk /*!<Filter bit 28 */
3368 #define CAN_F6R1_FB29_Pos (29U)
3369 #define CAN_F6R1_FB29_Msk (0x1U << CAN_F6R1_FB29_Pos) /*!< 0x20000000 */
3370 #define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk /*!<Filter bit 29 */
3371 #define CAN_F6R1_FB30_Pos (30U)
3372 #define CAN_F6R1_FB30_Msk (0x1U << CAN_F6R1_FB30_Pos) /*!< 0x40000000 */
3373 #define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk /*!<Filter bit 30 */
3374 #define CAN_F6R1_FB31_Pos (31U)
3375 #define CAN_F6R1_FB31_Msk (0x1U << CAN_F6R1_FB31_Pos) /*!< 0x80000000 */
3376 #define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk /*!<Filter bit 31 */
3377
3378 /******************* Bit definition for CAN_F7R1 register *******************/
3379 #define CAN_F7R1_FB0_Pos (0U)
3380 #define CAN_F7R1_FB0_Msk (0x1U << CAN_F7R1_FB0_Pos) /*!< 0x00000001 */
3381 #define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk /*!<Filter bit 0 */
3382 #define CAN_F7R1_FB1_Pos (1U)
3383 #define CAN_F7R1_FB1_Msk (0x1U << CAN_F7R1_FB1_Pos) /*!< 0x00000002 */
3384 #define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk /*!<Filter bit 1 */
3385 #define CAN_F7R1_FB2_Pos (2U)
3386 #define CAN_F7R1_FB2_Msk (0x1U << CAN_F7R1_FB2_Pos) /*!< 0x00000004 */
3387 #define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk /*!<Filter bit 2 */
3388 #define CAN_F7R1_FB3_Pos (3U)
3389 #define CAN_F7R1_FB3_Msk (0x1U << CAN_F7R1_FB3_Pos) /*!< 0x00000008 */
3390 #define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk /*!<Filter bit 3 */
3391 #define CAN_F7R1_FB4_Pos (4U)
3392 #define CAN_F7R1_FB4_Msk (0x1U << CAN_F7R1_FB4_Pos) /*!< 0x00000010 */
3393 #define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk /*!<Filter bit 4 */
3394 #define CAN_F7R1_FB5_Pos (5U)
3395 #define CAN_F7R1_FB5_Msk (0x1U << CAN_F7R1_FB5_Pos) /*!< 0x00000020 */
3396 #define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk /*!<Filter bit 5 */
3397 #define CAN_F7R1_FB6_Pos (6U)
3398 #define CAN_F7R1_FB6_Msk (0x1U << CAN_F7R1_FB6_Pos) /*!< 0x00000040 */
3399 #define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk /*!<Filter bit 6 */
3400 #define CAN_F7R1_FB7_Pos (7U)
3401 #define CAN_F7R1_FB7_Msk (0x1U << CAN_F7R1_FB7_Pos) /*!< 0x00000080 */
3402 #define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk /*!<Filter bit 7 */
3403 #define CAN_F7R1_FB8_Pos (8U)
3404 #define CAN_F7R1_FB8_Msk (0x1U << CAN_F7R1_FB8_Pos) /*!< 0x00000100 */
3405 #define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk /*!<Filter bit 8 */
3406 #define CAN_F7R1_FB9_Pos (9U)
3407 #define CAN_F7R1_FB9_Msk (0x1U << CAN_F7R1_FB9_Pos) /*!< 0x00000200 */
3408 #define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk /*!<Filter bit 9 */
3409 #define CAN_F7R1_FB10_Pos (10U)
3410 #define CAN_F7R1_FB10_Msk (0x1U << CAN_F7R1_FB10_Pos) /*!< 0x00000400 */
3411 #define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk /*!<Filter bit 10 */
3412 #define CAN_F7R1_FB11_Pos (11U)
3413 #define CAN_F7R1_FB11_Msk (0x1U << CAN_F7R1_FB11_Pos) /*!< 0x00000800 */
3414 #define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk /*!<Filter bit 11 */
3415 #define CAN_F7R1_FB12_Pos (12U)
3416 #define CAN_F7R1_FB12_Msk (0x1U << CAN_F7R1_FB12_Pos) /*!< 0x00001000 */
3417 #define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk /*!<Filter bit 12 */
3418 #define CAN_F7R1_FB13_Pos (13U)
3419 #define CAN_F7R1_FB13_Msk (0x1U << CAN_F7R1_FB13_Pos) /*!< 0x00002000 */
3420 #define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk /*!<Filter bit 13 */
3421 #define CAN_F7R1_FB14_Pos (14U)
3422 #define CAN_F7R1_FB14_Msk (0x1U << CAN_F7R1_FB14_Pos) /*!< 0x00004000 */
3423 #define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk /*!<Filter bit 14 */
3424 #define CAN_F7R1_FB15_Pos (15U)
3425 #define CAN_F7R1_FB15_Msk (0x1U << CAN_F7R1_FB15_Pos) /*!< 0x00008000 */
3426 #define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk /*!<Filter bit 15 */
3427 #define CAN_F7R1_FB16_Pos (16U)
3428 #define CAN_F7R1_FB16_Msk (0x1U << CAN_F7R1_FB16_Pos) /*!< 0x00010000 */
3429 #define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk /*!<Filter bit 16 */
3430 #define CAN_F7R1_FB17_Pos (17U)
3431 #define CAN_F7R1_FB17_Msk (0x1U << CAN_F7R1_FB17_Pos) /*!< 0x00020000 */
3432 #define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk /*!<Filter bit 17 */
3433 #define CAN_F7R1_FB18_Pos (18U)
3434 #define CAN_F7R1_FB18_Msk (0x1U << CAN_F7R1_FB18_Pos) /*!< 0x00040000 */
3435 #define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk /*!<Filter bit 18 */
3436 #define CAN_F7R1_FB19_Pos (19U)
3437 #define CAN_F7R1_FB19_Msk (0x1U << CAN_F7R1_FB19_Pos) /*!< 0x00080000 */
3438 #define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk /*!<Filter bit 19 */
3439 #define CAN_F7R1_FB20_Pos (20U)
3440 #define CAN_F7R1_FB20_Msk (0x1U << CAN_F7R1_FB20_Pos) /*!< 0x00100000 */
3441 #define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk /*!<Filter bit 20 */
3442 #define CAN_F7R1_FB21_Pos (21U)
3443 #define CAN_F7R1_FB21_Msk (0x1U << CAN_F7R1_FB21_Pos) /*!< 0x00200000 */
3444 #define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk /*!<Filter bit 21 */
3445 #define CAN_F7R1_FB22_Pos (22U)
3446 #define CAN_F7R1_FB22_Msk (0x1U << CAN_F7R1_FB22_Pos) /*!< 0x00400000 */
3447 #define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk /*!<Filter bit 22 */
3448 #define CAN_F7R1_FB23_Pos (23U)
3449 #define CAN_F7R1_FB23_Msk (0x1U << CAN_F7R1_FB23_Pos) /*!< 0x00800000 */
3450 #define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk /*!<Filter bit 23 */
3451 #define CAN_F7R1_FB24_Pos (24U)
3452 #define CAN_F7R1_FB24_Msk (0x1U << CAN_F7R1_FB24_Pos) /*!< 0x01000000 */
3453 #define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk /*!<Filter bit 24 */
3454 #define CAN_F7R1_FB25_Pos (25U)
3455 #define CAN_F7R1_FB25_Msk (0x1U << CAN_F7R1_FB25_Pos) /*!< 0x02000000 */
3456 #define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk /*!<Filter bit 25 */
3457 #define CAN_F7R1_FB26_Pos (26U)
3458 #define CAN_F7R1_FB26_Msk (0x1U << CAN_F7R1_FB26_Pos) /*!< 0x04000000 */
3459 #define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk /*!<Filter bit 26 */
3460 #define CAN_F7R1_FB27_Pos (27U)
3461 #define CAN_F7R1_FB27_Msk (0x1U << CAN_F7R1_FB27_Pos) /*!< 0x08000000 */
3462 #define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk /*!<Filter bit 27 */
3463 #define CAN_F7R1_FB28_Pos (28U)
3464 #define CAN_F7R1_FB28_Msk (0x1U << CAN_F7R1_FB28_Pos) /*!< 0x10000000 */
3465 #define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk /*!<Filter bit 28 */
3466 #define CAN_F7R1_FB29_Pos (29U)
3467 #define CAN_F7R1_FB29_Msk (0x1U << CAN_F7R1_FB29_Pos) /*!< 0x20000000 */
3468 #define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk /*!<Filter bit 29 */
3469 #define CAN_F7R1_FB30_Pos (30U)
3470 #define CAN_F7R1_FB30_Msk (0x1U << CAN_F7R1_FB30_Pos) /*!< 0x40000000 */
3471 #define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk /*!<Filter bit 30 */
3472 #define CAN_F7R1_FB31_Pos (31U)
3473 #define CAN_F7R1_FB31_Msk (0x1U << CAN_F7R1_FB31_Pos) /*!< 0x80000000 */
3474 #define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk /*!<Filter bit 31 */
3475
3476 /******************* Bit definition for CAN_F8R1 register *******************/
3477 #define CAN_F8R1_FB0_Pos (0U)
3478 #define CAN_F8R1_FB0_Msk (0x1U << CAN_F8R1_FB0_Pos) /*!< 0x00000001 */
3479 #define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk /*!<Filter bit 0 */
3480 #define CAN_F8R1_FB1_Pos (1U)
3481 #define CAN_F8R1_FB1_Msk (0x1U << CAN_F8R1_FB1_Pos) /*!< 0x00000002 */
3482 #define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk /*!<Filter bit 1 */
3483 #define CAN_F8R1_FB2_Pos (2U)
3484 #define CAN_F8R1_FB2_Msk (0x1U << CAN_F8R1_FB2_Pos) /*!< 0x00000004 */
3485 #define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk /*!<Filter bit 2 */
3486 #define CAN_F8R1_FB3_Pos (3U)
3487 #define CAN_F8R1_FB3_Msk (0x1U << CAN_F8R1_FB3_Pos) /*!< 0x00000008 */
3488 #define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk /*!<Filter bit 3 */
3489 #define CAN_F8R1_FB4_Pos (4U)
3490 #define CAN_F8R1_FB4_Msk (0x1U << CAN_F8R1_FB4_Pos) /*!< 0x00000010 */
3491 #define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk /*!<Filter bit 4 */
3492 #define CAN_F8R1_FB5_Pos (5U)
3493 #define CAN_F8R1_FB5_Msk (0x1U << CAN_F8R1_FB5_Pos) /*!< 0x00000020 */
3494 #define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk /*!<Filter bit 5 */
3495 #define CAN_F8R1_FB6_Pos (6U)
3496 #define CAN_F8R1_FB6_Msk (0x1U << CAN_F8R1_FB6_Pos) /*!< 0x00000040 */
3497 #define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk /*!<Filter bit 6 */
3498 #define CAN_F8R1_FB7_Pos (7U)
3499 #define CAN_F8R1_FB7_Msk (0x1U << CAN_F8R1_FB7_Pos) /*!< 0x00000080 */
3500 #define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk /*!<Filter bit 7 */
3501 #define CAN_F8R1_FB8_Pos (8U)
3502 #define CAN_F8R1_FB8_Msk (0x1U << CAN_F8R1_FB8_Pos) /*!< 0x00000100 */
3503 #define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk /*!<Filter bit 8 */
3504 #define CAN_F8R1_FB9_Pos (9U)
3505 #define CAN_F8R1_FB9_Msk (0x1U << CAN_F8R1_FB9_Pos) /*!< 0x00000200 */
3506 #define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk /*!<Filter bit 9 */
3507 #define CAN_F8R1_FB10_Pos (10U)
3508 #define CAN_F8R1_FB10_Msk (0x1U << CAN_F8R1_FB10_Pos) /*!< 0x00000400 */
3509 #define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk /*!<Filter bit 10 */
3510 #define CAN_F8R1_FB11_Pos (11U)
3511 #define CAN_F8R1_FB11_Msk (0x1U << CAN_F8R1_FB11_Pos) /*!< 0x00000800 */
3512 #define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk /*!<Filter bit 11 */
3513 #define CAN_F8R1_FB12_Pos (12U)
3514 #define CAN_F8R1_FB12_Msk (0x1U << CAN_F8R1_FB12_Pos) /*!< 0x00001000 */
3515 #define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk /*!<Filter bit 12 */
3516 #define CAN_F8R1_FB13_Pos (13U)
3517 #define CAN_F8R1_FB13_Msk (0x1U << CAN_F8R1_FB13_Pos) /*!< 0x00002000 */
3518 #define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk /*!<Filter bit 13 */
3519 #define CAN_F8R1_FB14_Pos (14U)
3520 #define CAN_F8R1_FB14_Msk (0x1U << CAN_F8R1_FB14_Pos) /*!< 0x00004000 */
3521 #define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk /*!<Filter bit 14 */
3522 #define CAN_F8R1_FB15_Pos (15U)
3523 #define CAN_F8R1_FB15_Msk (0x1U << CAN_F8R1_FB15_Pos) /*!< 0x00008000 */
3524 #define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk /*!<Filter bit 15 */
3525 #define CAN_F8R1_FB16_Pos (16U)
3526 #define CAN_F8R1_FB16_Msk (0x1U << CAN_F8R1_FB16_Pos) /*!< 0x00010000 */
3527 #define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk /*!<Filter bit 16 */
3528 #define CAN_F8R1_FB17_Pos (17U)
3529 #define CAN_F8R1_FB17_Msk (0x1U << CAN_F8R1_FB17_Pos) /*!< 0x00020000 */
3530 #define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk /*!<Filter bit 17 */
3531 #define CAN_F8R1_FB18_Pos (18U)
3532 #define CAN_F8R1_FB18_Msk (0x1U << CAN_F8R1_FB18_Pos) /*!< 0x00040000 */
3533 #define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk /*!<Filter bit 18 */
3534 #define CAN_F8R1_FB19_Pos (19U)
3535 #define CAN_F8R1_FB19_Msk (0x1U << CAN_F8R1_FB19_Pos) /*!< 0x00080000 */
3536 #define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk /*!<Filter bit 19 */
3537 #define CAN_F8R1_FB20_Pos (20U)
3538 #define CAN_F8R1_FB20_Msk (0x1U << CAN_F8R1_FB20_Pos) /*!< 0x00100000 */
3539 #define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk /*!<Filter bit 20 */
3540 #define CAN_F8R1_FB21_Pos (21U)
3541 #define CAN_F8R1_FB21_Msk (0x1U << CAN_F8R1_FB21_Pos) /*!< 0x00200000 */
3542 #define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk /*!<Filter bit 21 */
3543 #define CAN_F8R1_FB22_Pos (22U)
3544 #define CAN_F8R1_FB22_Msk (0x1U << CAN_F8R1_FB22_Pos) /*!< 0x00400000 */
3545 #define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk /*!<Filter bit 22 */
3546 #define CAN_F8R1_FB23_Pos (23U)
3547 #define CAN_F8R1_FB23_Msk (0x1U << CAN_F8R1_FB23_Pos) /*!< 0x00800000 */
3548 #define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk /*!<Filter bit 23 */
3549 #define CAN_F8R1_FB24_Pos (24U)
3550 #define CAN_F8R1_FB24_Msk (0x1U << CAN_F8R1_FB24_Pos) /*!< 0x01000000 */
3551 #define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk /*!<Filter bit 24 */
3552 #define CAN_F8R1_FB25_Pos (25U)
3553 #define CAN_F8R1_FB25_Msk (0x1U << CAN_F8R1_FB25_Pos) /*!< 0x02000000 */
3554 #define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk /*!<Filter bit 25 */
3555 #define CAN_F8R1_FB26_Pos (26U)
3556 #define CAN_F8R1_FB26_Msk (0x1U << CAN_F8R1_FB26_Pos) /*!< 0x04000000 */
3557 #define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk /*!<Filter bit 26 */
3558 #define CAN_F8R1_FB27_Pos (27U)
3559 #define CAN_F8R1_FB27_Msk (0x1U << CAN_F8R1_FB27_Pos) /*!< 0x08000000 */
3560 #define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk /*!<Filter bit 27 */
3561 #define CAN_F8R1_FB28_Pos (28U)
3562 #define CAN_F8R1_FB28_Msk (0x1U << CAN_F8R1_FB28_Pos) /*!< 0x10000000 */
3563 #define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk /*!<Filter bit 28 */
3564 #define CAN_F8R1_FB29_Pos (29U)
3565 #define CAN_F8R1_FB29_Msk (0x1U << CAN_F8R1_FB29_Pos) /*!< 0x20000000 */
3566 #define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk /*!<Filter bit 29 */
3567 #define CAN_F8R1_FB30_Pos (30U)
3568 #define CAN_F8R1_FB30_Msk (0x1U << CAN_F8R1_FB30_Pos) /*!< 0x40000000 */
3569 #define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk /*!<Filter bit 30 */
3570 #define CAN_F8R1_FB31_Pos (31U)
3571 #define CAN_F8R1_FB31_Msk (0x1U << CAN_F8R1_FB31_Pos) /*!< 0x80000000 */
3572 #define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk /*!<Filter bit 31 */
3573
3574 /******************* Bit definition for CAN_F9R1 register *******************/
3575 #define CAN_F9R1_FB0_Pos (0U)
3576 #define CAN_F9R1_FB0_Msk (0x1U << CAN_F9R1_FB0_Pos) /*!< 0x00000001 */
3577 #define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk /*!<Filter bit 0 */
3578 #define CAN_F9R1_FB1_Pos (1U)
3579 #define CAN_F9R1_FB1_Msk (0x1U << CAN_F9R1_FB1_Pos) /*!< 0x00000002 */
3580 #define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk /*!<Filter bit 1 */
3581 #define CAN_F9R1_FB2_Pos (2U)
3582 #define CAN_F9R1_FB2_Msk (0x1U << CAN_F9R1_FB2_Pos) /*!< 0x00000004 */
3583 #define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk /*!<Filter bit 2 */
3584 #define CAN_F9R1_FB3_Pos (3U)
3585 #define CAN_F9R1_FB3_Msk (0x1U << CAN_F9R1_FB3_Pos) /*!< 0x00000008 */
3586 #define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk /*!<Filter bit 3 */
3587 #define CAN_F9R1_FB4_Pos (4U)
3588 #define CAN_F9R1_FB4_Msk (0x1U << CAN_F9R1_FB4_Pos) /*!< 0x00000010 */
3589 #define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk /*!<Filter bit 4 */
3590 #define CAN_F9R1_FB5_Pos (5U)
3591 #define CAN_F9R1_FB5_Msk (0x1U << CAN_F9R1_FB5_Pos) /*!< 0x00000020 */
3592 #define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk /*!<Filter bit 5 */
3593 #define CAN_F9R1_FB6_Pos (6U)
3594 #define CAN_F9R1_FB6_Msk (0x1U << CAN_F9R1_FB6_Pos) /*!< 0x00000040 */
3595 #define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk /*!<Filter bit 6 */
3596 #define CAN_F9R1_FB7_Pos (7U)
3597 #define CAN_F9R1_FB7_Msk (0x1U << CAN_F9R1_FB7_Pos) /*!< 0x00000080 */
3598 #define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk /*!<Filter bit 7 */
3599 #define CAN_F9R1_FB8_Pos (8U)
3600 #define CAN_F9R1_FB8_Msk (0x1U << CAN_F9R1_FB8_Pos) /*!< 0x00000100 */
3601 #define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk /*!<Filter bit 8 */
3602 #define CAN_F9R1_FB9_Pos (9U)
3603 #define CAN_F9R1_FB9_Msk (0x1U << CAN_F9R1_FB9_Pos) /*!< 0x00000200 */
3604 #define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk /*!<Filter bit 9 */
3605 #define CAN_F9R1_FB10_Pos (10U)
3606 #define CAN_F9R1_FB10_Msk (0x1U << CAN_F9R1_FB10_Pos) /*!< 0x00000400 */
3607 #define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk /*!<Filter bit 10 */
3608 #define CAN_F9R1_FB11_Pos (11U)
3609 #define CAN_F9R1_FB11_Msk (0x1U << CAN_F9R1_FB11_Pos) /*!< 0x00000800 */
3610 #define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk /*!<Filter bit 11 */
3611 #define CAN_F9R1_FB12_Pos (12U)
3612 #define CAN_F9R1_FB12_Msk (0x1U << CAN_F9R1_FB12_Pos) /*!< 0x00001000 */
3613 #define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk /*!<Filter bit 12 */
3614 #define CAN_F9R1_FB13_Pos (13U)
3615 #define CAN_F9R1_FB13_Msk (0x1U << CAN_F9R1_FB13_Pos) /*!< 0x00002000 */
3616 #define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk /*!<Filter bit 13 */
3617 #define CAN_F9R1_FB14_Pos (14U)
3618 #define CAN_F9R1_FB14_Msk (0x1U << CAN_F9R1_FB14_Pos) /*!< 0x00004000 */
3619 #define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk /*!<Filter bit 14 */
3620 #define CAN_F9R1_FB15_Pos (15U)
3621 #define CAN_F9R1_FB15_Msk (0x1U << CAN_F9R1_FB15_Pos) /*!< 0x00008000 */
3622 #define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk /*!<Filter bit 15 */
3623 #define CAN_F9R1_FB16_Pos (16U)
3624 #define CAN_F9R1_FB16_Msk (0x1U << CAN_F9R1_FB16_Pos) /*!< 0x00010000 */
3625 #define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk /*!<Filter bit 16 */
3626 #define CAN_F9R1_FB17_Pos (17U)
3627 #define CAN_F9R1_FB17_Msk (0x1U << CAN_F9R1_FB17_Pos) /*!< 0x00020000 */
3628 #define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk /*!<Filter bit 17 */
3629 #define CAN_F9R1_FB18_Pos (18U)
3630 #define CAN_F9R1_FB18_Msk (0x1U << CAN_F9R1_FB18_Pos) /*!< 0x00040000 */
3631 #define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk /*!<Filter bit 18 */
3632 #define CAN_F9R1_FB19_Pos (19U)
3633 #define CAN_F9R1_FB19_Msk (0x1U << CAN_F9R1_FB19_Pos) /*!< 0x00080000 */
3634 #define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk /*!<Filter bit 19 */
3635 #define CAN_F9R1_FB20_Pos (20U)
3636 #define CAN_F9R1_FB20_Msk (0x1U << CAN_F9R1_FB20_Pos) /*!< 0x00100000 */
3637 #define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk /*!<Filter bit 20 */
3638 #define CAN_F9R1_FB21_Pos (21U)
3639 #define CAN_F9R1_FB21_Msk (0x1U << CAN_F9R1_FB21_Pos) /*!< 0x00200000 */
3640 #define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk /*!<Filter bit 21 */
3641 #define CAN_F9R1_FB22_Pos (22U)
3642 #define CAN_F9R1_FB22_Msk (0x1U << CAN_F9R1_FB22_Pos) /*!< 0x00400000 */
3643 #define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk /*!<Filter bit 22 */
3644 #define CAN_F9R1_FB23_Pos (23U)
3645 #define CAN_F9R1_FB23_Msk (0x1U << CAN_F9R1_FB23_Pos) /*!< 0x00800000 */
3646 #define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk /*!<Filter bit 23 */
3647 #define CAN_F9R1_FB24_Pos (24U)
3648 #define CAN_F9R1_FB24_Msk (0x1U << CAN_F9R1_FB24_Pos) /*!< 0x01000000 */
3649 #define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk /*!<Filter bit 24 */
3650 #define CAN_F9R1_FB25_Pos (25U)
3651 #define CAN_F9R1_FB25_Msk (0x1U << CAN_F9R1_FB25_Pos) /*!< 0x02000000 */
3652 #define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk /*!<Filter bit 25 */
3653 #define CAN_F9R1_FB26_Pos (26U)
3654 #define CAN_F9R1_FB26_Msk (0x1U << CAN_F9R1_FB26_Pos) /*!< 0x04000000 */
3655 #define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk /*!<Filter bit 26 */
3656 #define CAN_F9R1_FB27_Pos (27U)
3657 #define CAN_F9R1_FB27_Msk (0x1U << CAN_F9R1_FB27_Pos) /*!< 0x08000000 */
3658 #define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk /*!<Filter bit 27 */
3659 #define CAN_F9R1_FB28_Pos (28U)
3660 #define CAN_F9R1_FB28_Msk (0x1U << CAN_F9R1_FB28_Pos) /*!< 0x10000000 */
3661 #define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk /*!<Filter bit 28 */
3662 #define CAN_F9R1_FB29_Pos (29U)
3663 #define CAN_F9R1_FB29_Msk (0x1U << CAN_F9R1_FB29_Pos) /*!< 0x20000000 */
3664 #define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk /*!<Filter bit 29 */
3665 #define CAN_F9R1_FB30_Pos (30U)
3666 #define CAN_F9R1_FB30_Msk (0x1U << CAN_F9R1_FB30_Pos) /*!< 0x40000000 */
3667 #define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk /*!<Filter bit 30 */
3668 #define CAN_F9R1_FB31_Pos (31U)
3669 #define CAN_F9R1_FB31_Msk (0x1U << CAN_F9R1_FB31_Pos) /*!< 0x80000000 */
3670 #define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk /*!<Filter bit 31 */
3671
3672 /******************* Bit definition for CAN_F10R1 register ******************/
3673 #define CAN_F10R1_FB0_Pos (0U)
3674 #define CAN_F10R1_FB0_Msk (0x1U << CAN_F10R1_FB0_Pos) /*!< 0x00000001 */
3675 #define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk /*!<Filter bit 0 */
3676 #define CAN_F10R1_FB1_Pos (1U)
3677 #define CAN_F10R1_FB1_Msk (0x1U << CAN_F10R1_FB1_Pos) /*!< 0x00000002 */
3678 #define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk /*!<Filter bit 1 */
3679 #define CAN_F10R1_FB2_Pos (2U)
3680 #define CAN_F10R1_FB2_Msk (0x1U << CAN_F10R1_FB2_Pos) /*!< 0x00000004 */
3681 #define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk /*!<Filter bit 2 */
3682 #define CAN_F10R1_FB3_Pos (3U)
3683 #define CAN_F10R1_FB3_Msk (0x1U << CAN_F10R1_FB3_Pos) /*!< 0x00000008 */
3684 #define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk /*!<Filter bit 3 */
3685 #define CAN_F10R1_FB4_Pos (4U)
3686 #define CAN_F10R1_FB4_Msk (0x1U << CAN_F10R1_FB4_Pos) /*!< 0x00000010 */
3687 #define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk /*!<Filter bit 4 */
3688 #define CAN_F10R1_FB5_Pos (5U)
3689 #define CAN_F10R1_FB5_Msk (0x1U << CAN_F10R1_FB5_Pos) /*!< 0x00000020 */
3690 #define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk /*!<Filter bit 5 */
3691 #define CAN_F10R1_FB6_Pos (6U)
3692 #define CAN_F10R1_FB6_Msk (0x1U << CAN_F10R1_FB6_Pos) /*!< 0x00000040 */
3693 #define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk /*!<Filter bit 6 */
3694 #define CAN_F10R1_FB7_Pos (7U)
3695 #define CAN_F10R1_FB7_Msk (0x1U << CAN_F10R1_FB7_Pos) /*!< 0x00000080 */
3696 #define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk /*!<Filter bit 7 */
3697 #define CAN_F10R1_FB8_Pos (8U)
3698 #define CAN_F10R1_FB8_Msk (0x1U << CAN_F10R1_FB8_Pos) /*!< 0x00000100 */
3699 #define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk /*!<Filter bit 8 */
3700 #define CAN_F10R1_FB9_Pos (9U)
3701 #define CAN_F10R1_FB9_Msk (0x1U << CAN_F10R1_FB9_Pos) /*!< 0x00000200 */
3702 #define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk /*!<Filter bit 9 */
3703 #define CAN_F10R1_FB10_Pos (10U)
3704 #define CAN_F10R1_FB10_Msk (0x1U << CAN_F10R1_FB10_Pos) /*!< 0x00000400 */
3705 #define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk /*!<Filter bit 10 */
3706 #define CAN_F10R1_FB11_Pos (11U)
3707 #define CAN_F10R1_FB11_Msk (0x1U << CAN_F10R1_FB11_Pos) /*!< 0x00000800 */
3708 #define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk /*!<Filter bit 11 */
3709 #define CAN_F10R1_FB12_Pos (12U)
3710 #define CAN_F10R1_FB12_Msk (0x1U << CAN_F10R1_FB12_Pos) /*!< 0x00001000 */
3711 #define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk /*!<Filter bit 12 */
3712 #define CAN_F10R1_FB13_Pos (13U)
3713 #define CAN_F10R1_FB13_Msk (0x1U << CAN_F10R1_FB13_Pos) /*!< 0x00002000 */
3714 #define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk /*!<Filter bit 13 */
3715 #define CAN_F10R1_FB14_Pos (14U)
3716 #define CAN_F10R1_FB14_Msk (0x1U << CAN_F10R1_FB14_Pos) /*!< 0x00004000 */
3717 #define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk /*!<Filter bit 14 */
3718 #define CAN_F10R1_FB15_Pos (15U)
3719 #define CAN_F10R1_FB15_Msk (0x1U << CAN_F10R1_FB15_Pos) /*!< 0x00008000 */
3720 #define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk /*!<Filter bit 15 */
3721 #define CAN_F10R1_FB16_Pos (16U)
3722 #define CAN_F10R1_FB16_Msk (0x1U << CAN_F10R1_FB16_Pos) /*!< 0x00010000 */
3723 #define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk /*!<Filter bit 16 */
3724 #define CAN_F10R1_FB17_Pos (17U)
3725 #define CAN_F10R1_FB17_Msk (0x1U << CAN_F10R1_FB17_Pos) /*!< 0x00020000 */
3726 #define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk /*!<Filter bit 17 */
3727 #define CAN_F10R1_FB18_Pos (18U)
3728 #define CAN_F10R1_FB18_Msk (0x1U << CAN_F10R1_FB18_Pos) /*!< 0x00040000 */
3729 #define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk /*!<Filter bit 18 */
3730 #define CAN_F10R1_FB19_Pos (19U)
3731 #define CAN_F10R1_FB19_Msk (0x1U << CAN_F10R1_FB19_Pos) /*!< 0x00080000 */
3732 #define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk /*!<Filter bit 19 */
3733 #define CAN_F10R1_FB20_Pos (20U)
3734 #define CAN_F10R1_FB20_Msk (0x1U << CAN_F10R1_FB20_Pos) /*!< 0x00100000 */
3735 #define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk /*!<Filter bit 20 */
3736 #define CAN_F10R1_FB21_Pos (21U)
3737 #define CAN_F10R1_FB21_Msk (0x1U << CAN_F10R1_FB21_Pos) /*!< 0x00200000 */
3738 #define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk /*!<Filter bit 21 */
3739 #define CAN_F10R1_FB22_Pos (22U)
3740 #define CAN_F10R1_FB22_Msk (0x1U << CAN_F10R1_FB22_Pos) /*!< 0x00400000 */
3741 #define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk /*!<Filter bit 22 */
3742 #define CAN_F10R1_FB23_Pos (23U)
3743 #define CAN_F10R1_FB23_Msk (0x1U << CAN_F10R1_FB23_Pos) /*!< 0x00800000 */
3744 #define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk /*!<Filter bit 23 */
3745 #define CAN_F10R1_FB24_Pos (24U)
3746 #define CAN_F10R1_FB24_Msk (0x1U << CAN_F10R1_FB24_Pos) /*!< 0x01000000 */
3747 #define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk /*!<Filter bit 24 */
3748 #define CAN_F10R1_FB25_Pos (25U)
3749 #define CAN_F10R1_FB25_Msk (0x1U << CAN_F10R1_FB25_Pos) /*!< 0x02000000 */
3750 #define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk /*!<Filter bit 25 */
3751 #define CAN_F10R1_FB26_Pos (26U)
3752 #define CAN_F10R1_FB26_Msk (0x1U << CAN_F10R1_FB26_Pos) /*!< 0x04000000 */
3753 #define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk /*!<Filter bit 26 */
3754 #define CAN_F10R1_FB27_Pos (27U)
3755 #define CAN_F10R1_FB27_Msk (0x1U << CAN_F10R1_FB27_Pos) /*!< 0x08000000 */
3756 #define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk /*!<Filter bit 27 */
3757 #define CAN_F10R1_FB28_Pos (28U)
3758 #define CAN_F10R1_FB28_Msk (0x1U << CAN_F10R1_FB28_Pos) /*!< 0x10000000 */
3759 #define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk /*!<Filter bit 28 */
3760 #define CAN_F10R1_FB29_Pos (29U)
3761 #define CAN_F10R1_FB29_Msk (0x1U << CAN_F10R1_FB29_Pos) /*!< 0x20000000 */
3762 #define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk /*!<Filter bit 29 */
3763 #define CAN_F10R1_FB30_Pos (30U)
3764 #define CAN_F10R1_FB30_Msk (0x1U << CAN_F10R1_FB30_Pos) /*!< 0x40000000 */
3765 #define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk /*!<Filter bit 30 */
3766 #define CAN_F10R1_FB31_Pos (31U)
3767 #define CAN_F10R1_FB31_Msk (0x1U << CAN_F10R1_FB31_Pos) /*!< 0x80000000 */
3768 #define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk /*!<Filter bit 31 */
3769
3770 /******************* Bit definition for CAN_F11R1 register ******************/
3771 #define CAN_F11R1_FB0_Pos (0U)
3772 #define CAN_F11R1_FB0_Msk (0x1U << CAN_F11R1_FB0_Pos) /*!< 0x00000001 */
3773 #define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk /*!<Filter bit 0 */
3774 #define CAN_F11R1_FB1_Pos (1U)
3775 #define CAN_F11R1_FB1_Msk (0x1U << CAN_F11R1_FB1_Pos) /*!< 0x00000002 */
3776 #define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk /*!<Filter bit 1 */
3777 #define CAN_F11R1_FB2_Pos (2U)
3778 #define CAN_F11R1_FB2_Msk (0x1U << CAN_F11R1_FB2_Pos) /*!< 0x00000004 */
3779 #define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk /*!<Filter bit 2 */
3780 #define CAN_F11R1_FB3_Pos (3U)
3781 #define CAN_F11R1_FB3_Msk (0x1U << CAN_F11R1_FB3_Pos) /*!< 0x00000008 */
3782 #define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk /*!<Filter bit 3 */
3783 #define CAN_F11R1_FB4_Pos (4U)
3784 #define CAN_F11R1_FB4_Msk (0x1U << CAN_F11R1_FB4_Pos) /*!< 0x00000010 */
3785 #define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk /*!<Filter bit 4 */
3786 #define CAN_F11R1_FB5_Pos (5U)
3787 #define CAN_F11R1_FB5_Msk (0x1U << CAN_F11R1_FB5_Pos) /*!< 0x00000020 */
3788 #define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk /*!<Filter bit 5 */
3789 #define CAN_F11R1_FB6_Pos (6U)
3790 #define CAN_F11R1_FB6_Msk (0x1U << CAN_F11R1_FB6_Pos) /*!< 0x00000040 */
3791 #define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk /*!<Filter bit 6 */
3792 #define CAN_F11R1_FB7_Pos (7U)
3793 #define CAN_F11R1_FB7_Msk (0x1U << CAN_F11R1_FB7_Pos) /*!< 0x00000080 */
3794 #define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk /*!<Filter bit 7 */
3795 #define CAN_F11R1_FB8_Pos (8U)
3796 #define CAN_F11R1_FB8_Msk (0x1U << CAN_F11R1_FB8_Pos) /*!< 0x00000100 */
3797 #define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk /*!<Filter bit 8 */
3798 #define CAN_F11R1_FB9_Pos (9U)
3799 #define CAN_F11R1_FB9_Msk (0x1U << CAN_F11R1_FB9_Pos) /*!< 0x00000200 */
3800 #define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk /*!<Filter bit 9 */
3801 #define CAN_F11R1_FB10_Pos (10U)
3802 #define CAN_F11R1_FB10_Msk (0x1U << CAN_F11R1_FB10_Pos) /*!< 0x00000400 */
3803 #define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk /*!<Filter bit 10 */
3804 #define CAN_F11R1_FB11_Pos (11U)
3805 #define CAN_F11R1_FB11_Msk (0x1U << CAN_F11R1_FB11_Pos) /*!< 0x00000800 */
3806 #define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk /*!<Filter bit 11 */
3807 #define CAN_F11R1_FB12_Pos (12U)
3808 #define CAN_F11R1_FB12_Msk (0x1U << CAN_F11R1_FB12_Pos) /*!< 0x00001000 */
3809 #define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk /*!<Filter bit 12 */
3810 #define CAN_F11R1_FB13_Pos (13U)
3811 #define CAN_F11R1_FB13_Msk (0x1U << CAN_F11R1_FB13_Pos) /*!< 0x00002000 */
3812 #define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk /*!<Filter bit 13 */
3813 #define CAN_F11R1_FB14_Pos (14U)
3814 #define CAN_F11R1_FB14_Msk (0x1U << CAN_F11R1_FB14_Pos) /*!< 0x00004000 */
3815 #define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk /*!<Filter bit 14 */
3816 #define CAN_F11R1_FB15_Pos (15U)
3817 #define CAN_F11R1_FB15_Msk (0x1U << CAN_F11R1_FB15_Pos) /*!< 0x00008000 */
3818 #define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk /*!<Filter bit 15 */
3819 #define CAN_F11R1_FB16_Pos (16U)
3820 #define CAN_F11R1_FB16_Msk (0x1U << CAN_F11R1_FB16_Pos) /*!< 0x00010000 */
3821 #define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk /*!<Filter bit 16 */
3822 #define CAN_F11R1_FB17_Pos (17U)
3823 #define CAN_F11R1_FB17_Msk (0x1U << CAN_F11R1_FB17_Pos) /*!< 0x00020000 */
3824 #define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk /*!<Filter bit 17 */
3825 #define CAN_F11R1_FB18_Pos (18U)
3826 #define CAN_F11R1_FB18_Msk (0x1U << CAN_F11R1_FB18_Pos) /*!< 0x00040000 */
3827 #define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk /*!<Filter bit 18 */
3828 #define CAN_F11R1_FB19_Pos (19U)
3829 #define CAN_F11R1_FB19_Msk (0x1U << CAN_F11R1_FB19_Pos) /*!< 0x00080000 */
3830 #define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk /*!<Filter bit 19 */
3831 #define CAN_F11R1_FB20_Pos (20U)
3832 #define CAN_F11R1_FB20_Msk (0x1U << CAN_F11R1_FB20_Pos) /*!< 0x00100000 */
3833 #define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk /*!<Filter bit 20 */
3834 #define CAN_F11R1_FB21_Pos (21U)
3835 #define CAN_F11R1_FB21_Msk (0x1U << CAN_F11R1_FB21_Pos) /*!< 0x00200000 */
3836 #define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk /*!<Filter bit 21 */
3837 #define CAN_F11R1_FB22_Pos (22U)
3838 #define CAN_F11R1_FB22_Msk (0x1U << CAN_F11R1_FB22_Pos) /*!< 0x00400000 */
3839 #define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk /*!<Filter bit 22 */
3840 #define CAN_F11R1_FB23_Pos (23U)
3841 #define CAN_F11R1_FB23_Msk (0x1U << CAN_F11R1_FB23_Pos) /*!< 0x00800000 */
3842 #define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk /*!<Filter bit 23 */
3843 #define CAN_F11R1_FB24_Pos (24U)
3844 #define CAN_F11R1_FB24_Msk (0x1U << CAN_F11R1_FB24_Pos) /*!< 0x01000000 */
3845 #define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk /*!<Filter bit 24 */
3846 #define CAN_F11R1_FB25_Pos (25U)
3847 #define CAN_F11R1_FB25_Msk (0x1U << CAN_F11R1_FB25_Pos) /*!< 0x02000000 */
3848 #define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk /*!<Filter bit 25 */
3849 #define CAN_F11R1_FB26_Pos (26U)
3850 #define CAN_F11R1_FB26_Msk (0x1U << CAN_F11R1_FB26_Pos) /*!< 0x04000000 */
3851 #define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk /*!<Filter bit 26 */
3852 #define CAN_F11R1_FB27_Pos (27U)
3853 #define CAN_F11R1_FB27_Msk (0x1U << CAN_F11R1_FB27_Pos) /*!< 0x08000000 */
3854 #define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk /*!<Filter bit 27 */
3855 #define CAN_F11R1_FB28_Pos (28U)
3856 #define CAN_F11R1_FB28_Msk (0x1U << CAN_F11R1_FB28_Pos) /*!< 0x10000000 */
3857 #define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk /*!<Filter bit 28 */
3858 #define CAN_F11R1_FB29_Pos (29U)
3859 #define CAN_F11R1_FB29_Msk (0x1U << CAN_F11R1_FB29_Pos) /*!< 0x20000000 */
3860 #define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk /*!<Filter bit 29 */
3861 #define CAN_F11R1_FB30_Pos (30U)
3862 #define CAN_F11R1_FB30_Msk (0x1U << CAN_F11R1_FB30_Pos) /*!< 0x40000000 */
3863 #define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk /*!<Filter bit 30 */
3864 #define CAN_F11R1_FB31_Pos (31U)
3865 #define CAN_F11R1_FB31_Msk (0x1U << CAN_F11R1_FB31_Pos) /*!< 0x80000000 */
3866 #define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk /*!<Filter bit 31 */
3867
3868 /******************* Bit definition for CAN_F12R1 register ******************/
3869 #define CAN_F12R1_FB0_Pos (0U)
3870 #define CAN_F12R1_FB0_Msk (0x1U << CAN_F12R1_FB0_Pos) /*!< 0x00000001 */
3871 #define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk /*!<Filter bit 0 */
3872 #define CAN_F12R1_FB1_Pos (1U)
3873 #define CAN_F12R1_FB1_Msk (0x1U << CAN_F12R1_FB1_Pos) /*!< 0x00000002 */
3874 #define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk /*!<Filter bit 1 */
3875 #define CAN_F12R1_FB2_Pos (2U)
3876 #define CAN_F12R1_FB2_Msk (0x1U << CAN_F12R1_FB2_Pos) /*!< 0x00000004 */
3877 #define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk /*!<Filter bit 2 */
3878 #define CAN_F12R1_FB3_Pos (3U)
3879 #define CAN_F12R1_FB3_Msk (0x1U << CAN_F12R1_FB3_Pos) /*!< 0x00000008 */
3880 #define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk /*!<Filter bit 3 */
3881 #define CAN_F12R1_FB4_Pos (4U)
3882 #define CAN_F12R1_FB4_Msk (0x1U << CAN_F12R1_FB4_Pos) /*!< 0x00000010 */
3883 #define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk /*!<Filter bit 4 */
3884 #define CAN_F12R1_FB5_Pos (5U)
3885 #define CAN_F12R1_FB5_Msk (0x1U << CAN_F12R1_FB5_Pos) /*!< 0x00000020 */
3886 #define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk /*!<Filter bit 5 */
3887 #define CAN_F12R1_FB6_Pos (6U)
3888 #define CAN_F12R1_FB6_Msk (0x1U << CAN_F12R1_FB6_Pos) /*!< 0x00000040 */
3889 #define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk /*!<Filter bit 6 */
3890 #define CAN_F12R1_FB7_Pos (7U)
3891 #define CAN_F12R1_FB7_Msk (0x1U << CAN_F12R1_FB7_Pos) /*!< 0x00000080 */
3892 #define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk /*!<Filter bit 7 */
3893 #define CAN_F12R1_FB8_Pos (8U)
3894 #define CAN_F12R1_FB8_Msk (0x1U << CAN_F12R1_FB8_Pos) /*!< 0x00000100 */
3895 #define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk /*!<Filter bit 8 */
3896 #define CAN_F12R1_FB9_Pos (9U)
3897 #define CAN_F12R1_FB9_Msk (0x1U << CAN_F12R1_FB9_Pos) /*!< 0x00000200 */
3898 #define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk /*!<Filter bit 9 */
3899 #define CAN_F12R1_FB10_Pos (10U)
3900 #define CAN_F12R1_FB10_Msk (0x1U << CAN_F12R1_FB10_Pos) /*!< 0x00000400 */
3901 #define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk /*!<Filter bit 10 */
3902 #define CAN_F12R1_FB11_Pos (11U)
3903 #define CAN_F12R1_FB11_Msk (0x1U << CAN_F12R1_FB11_Pos) /*!< 0x00000800 */
3904 #define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk /*!<Filter bit 11 */
3905 #define CAN_F12R1_FB12_Pos (12U)
3906 #define CAN_F12R1_FB12_Msk (0x1U << CAN_F12R1_FB12_Pos) /*!< 0x00001000 */
3907 #define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk /*!<Filter bit 12 */
3908 #define CAN_F12R1_FB13_Pos (13U)
3909 #define CAN_F12R1_FB13_Msk (0x1U << CAN_F12R1_FB13_Pos) /*!< 0x00002000 */
3910 #define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk /*!<Filter bit 13 */
3911 #define CAN_F12R1_FB14_Pos (14U)
3912 #define CAN_F12R1_FB14_Msk (0x1U << CAN_F12R1_FB14_Pos) /*!< 0x00004000 */
3913 #define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk /*!<Filter bit 14 */
3914 #define CAN_F12R1_FB15_Pos (15U)
3915 #define CAN_F12R1_FB15_Msk (0x1U << CAN_F12R1_FB15_Pos) /*!< 0x00008000 */
3916 #define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk /*!<Filter bit 15 */
3917 #define CAN_F12R1_FB16_Pos (16U)
3918 #define CAN_F12R1_FB16_Msk (0x1U << CAN_F12R1_FB16_Pos) /*!< 0x00010000 */
3919 #define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk /*!<Filter bit 16 */
3920 #define CAN_F12R1_FB17_Pos (17U)
3921 #define CAN_F12R1_FB17_Msk (0x1U << CAN_F12R1_FB17_Pos) /*!< 0x00020000 */
3922 #define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk /*!<Filter bit 17 */
3923 #define CAN_F12R1_FB18_Pos (18U)
3924 #define CAN_F12R1_FB18_Msk (0x1U << CAN_F12R1_FB18_Pos) /*!< 0x00040000 */
3925 #define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk /*!<Filter bit 18 */
3926 #define CAN_F12R1_FB19_Pos (19U)
3927 #define CAN_F12R1_FB19_Msk (0x1U << CAN_F12R1_FB19_Pos) /*!< 0x00080000 */
3928 #define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk /*!<Filter bit 19 */
3929 #define CAN_F12R1_FB20_Pos (20U)
3930 #define CAN_F12R1_FB20_Msk (0x1U << CAN_F12R1_FB20_Pos) /*!< 0x00100000 */
3931 #define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk /*!<Filter bit 20 */
3932 #define CAN_F12R1_FB21_Pos (21U)
3933 #define CAN_F12R1_FB21_Msk (0x1U << CAN_F12R1_FB21_Pos) /*!< 0x00200000 */
3934 #define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk /*!<Filter bit 21 */
3935 #define CAN_F12R1_FB22_Pos (22U)
3936 #define CAN_F12R1_FB22_Msk (0x1U << CAN_F12R1_FB22_Pos) /*!< 0x00400000 */
3937 #define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk /*!<Filter bit 22 */
3938 #define CAN_F12R1_FB23_Pos (23U)
3939 #define CAN_F12R1_FB23_Msk (0x1U << CAN_F12R1_FB23_Pos) /*!< 0x00800000 */
3940 #define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk /*!<Filter bit 23 */
3941 #define CAN_F12R1_FB24_Pos (24U)
3942 #define CAN_F12R1_FB24_Msk (0x1U << CAN_F12R1_FB24_Pos) /*!< 0x01000000 */
3943 #define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk /*!<Filter bit 24 */
3944 #define CAN_F12R1_FB25_Pos (25U)
3945 #define CAN_F12R1_FB25_Msk (0x1U << CAN_F12R1_FB25_Pos) /*!< 0x02000000 */
3946 #define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk /*!<Filter bit 25 */
3947 #define CAN_F12R1_FB26_Pos (26U)
3948 #define CAN_F12R1_FB26_Msk (0x1U << CAN_F12R1_FB26_Pos) /*!< 0x04000000 */
3949 #define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk /*!<Filter bit 26 */
3950 #define CAN_F12R1_FB27_Pos (27U)
3951 #define CAN_F12R1_FB27_Msk (0x1U << CAN_F12R1_FB27_Pos) /*!< 0x08000000 */
3952 #define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk /*!<Filter bit 27 */
3953 #define CAN_F12R1_FB28_Pos (28U)
3954 #define CAN_F12R1_FB28_Msk (0x1U << CAN_F12R1_FB28_Pos) /*!< 0x10000000 */
3955 #define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk /*!<Filter bit 28 */
3956 #define CAN_F12R1_FB29_Pos (29U)
3957 #define CAN_F12R1_FB29_Msk (0x1U << CAN_F12R1_FB29_Pos) /*!< 0x20000000 */
3958 #define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk /*!<Filter bit 29 */
3959 #define CAN_F12R1_FB30_Pos (30U)
3960 #define CAN_F12R1_FB30_Msk (0x1U << CAN_F12R1_FB30_Pos) /*!< 0x40000000 */
3961 #define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk /*!<Filter bit 30 */
3962 #define CAN_F12R1_FB31_Pos (31U)
3963 #define CAN_F12R1_FB31_Msk (0x1U << CAN_F12R1_FB31_Pos) /*!< 0x80000000 */
3964 #define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk /*!<Filter bit 31 */
3965
3966 /******************* Bit definition for CAN_F13R1 register ******************/
3967 #define CAN_F13R1_FB0_Pos (0U)
3968 #define CAN_F13R1_FB0_Msk (0x1U << CAN_F13R1_FB0_Pos) /*!< 0x00000001 */
3969 #define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk /*!<Filter bit 0 */
3970 #define CAN_F13R1_FB1_Pos (1U)
3971 #define CAN_F13R1_FB1_Msk (0x1U << CAN_F13R1_FB1_Pos) /*!< 0x00000002 */
3972 #define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk /*!<Filter bit 1 */
3973 #define CAN_F13R1_FB2_Pos (2U)
3974 #define CAN_F13R1_FB2_Msk (0x1U << CAN_F13R1_FB2_Pos) /*!< 0x00000004 */
3975 #define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk /*!<Filter bit 2 */
3976 #define CAN_F13R1_FB3_Pos (3U)
3977 #define CAN_F13R1_FB3_Msk (0x1U << CAN_F13R1_FB3_Pos) /*!< 0x00000008 */
3978 #define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk /*!<Filter bit 3 */
3979 #define CAN_F13R1_FB4_Pos (4U)
3980 #define CAN_F13R1_FB4_Msk (0x1U << CAN_F13R1_FB4_Pos) /*!< 0x00000010 */
3981 #define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk /*!<Filter bit 4 */
3982 #define CAN_F13R1_FB5_Pos (5U)
3983 #define CAN_F13R1_FB5_Msk (0x1U << CAN_F13R1_FB5_Pos) /*!< 0x00000020 */
3984 #define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk /*!<Filter bit 5 */
3985 #define CAN_F13R1_FB6_Pos (6U)
3986 #define CAN_F13R1_FB6_Msk (0x1U << CAN_F13R1_FB6_Pos) /*!< 0x00000040 */
3987 #define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk /*!<Filter bit 6 */
3988 #define CAN_F13R1_FB7_Pos (7U)
3989 #define CAN_F13R1_FB7_Msk (0x1U << CAN_F13R1_FB7_Pos) /*!< 0x00000080 */
3990 #define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk /*!<Filter bit 7 */
3991 #define CAN_F13R1_FB8_Pos (8U)
3992 #define CAN_F13R1_FB8_Msk (0x1U << CAN_F13R1_FB8_Pos) /*!< 0x00000100 */
3993 #define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk /*!<Filter bit 8 */
3994 #define CAN_F13R1_FB9_Pos (9U)
3995 #define CAN_F13R1_FB9_Msk (0x1U << CAN_F13R1_FB9_Pos) /*!< 0x00000200 */
3996 #define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk /*!<Filter bit 9 */
3997 #define CAN_F13R1_FB10_Pos (10U)
3998 #define CAN_F13R1_FB10_Msk (0x1U << CAN_F13R1_FB10_Pos) /*!< 0x00000400 */
3999 #define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk /*!<Filter bit 10 */
4000 #define CAN_F13R1_FB11_Pos (11U)
4001 #define CAN_F13R1_FB11_Msk (0x1U << CAN_F13R1_FB11_Pos) /*!< 0x00000800 */
4002 #define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk /*!<Filter bit 11 */
4003 #define CAN_F13R1_FB12_Pos (12U)
4004 #define CAN_F13R1_FB12_Msk (0x1U << CAN_F13R1_FB12_Pos) /*!< 0x00001000 */
4005 #define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk /*!<Filter bit 12 */
4006 #define CAN_F13R1_FB13_Pos (13U)
4007 #define CAN_F13R1_FB13_Msk (0x1U << CAN_F13R1_FB13_Pos) /*!< 0x00002000 */
4008 #define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk /*!<Filter bit 13 */
4009 #define CAN_F13R1_FB14_Pos (14U)
4010 #define CAN_F13R1_FB14_Msk (0x1U << CAN_F13R1_FB14_Pos) /*!< 0x00004000 */
4011 #define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk /*!<Filter bit 14 */
4012 #define CAN_F13R1_FB15_Pos (15U)
4013 #define CAN_F13R1_FB15_Msk (0x1U << CAN_F13R1_FB15_Pos) /*!< 0x00008000 */
4014 #define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk /*!<Filter bit 15 */
4015 #define CAN_F13R1_FB16_Pos (16U)
4016 #define CAN_F13R1_FB16_Msk (0x1U << CAN_F13R1_FB16_Pos) /*!< 0x00010000 */
4017 #define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk /*!<Filter bit 16 */
4018 #define CAN_F13R1_FB17_Pos (17U)
4019 #define CAN_F13R1_FB17_Msk (0x1U << CAN_F13R1_FB17_Pos) /*!< 0x00020000 */
4020 #define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk /*!<Filter bit 17 */
4021 #define CAN_F13R1_FB18_Pos (18U)
4022 #define CAN_F13R1_FB18_Msk (0x1U << CAN_F13R1_FB18_Pos) /*!< 0x00040000 */
4023 #define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk /*!<Filter bit 18 */
4024 #define CAN_F13R1_FB19_Pos (19U)
4025 #define CAN_F13R1_FB19_Msk (0x1U << CAN_F13R1_FB19_Pos) /*!< 0x00080000 */
4026 #define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk /*!<Filter bit 19 */
4027 #define CAN_F13R1_FB20_Pos (20U)
4028 #define CAN_F13R1_FB20_Msk (0x1U << CAN_F13R1_FB20_Pos) /*!< 0x00100000 */
4029 #define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk /*!<Filter bit 20 */
4030 #define CAN_F13R1_FB21_Pos (21U)
4031 #define CAN_F13R1_FB21_Msk (0x1U << CAN_F13R1_FB21_Pos) /*!< 0x00200000 */
4032 #define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk /*!<Filter bit 21 */
4033 #define CAN_F13R1_FB22_Pos (22U)
4034 #define CAN_F13R1_FB22_Msk (0x1U << CAN_F13R1_FB22_Pos) /*!< 0x00400000 */
4035 #define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk /*!<Filter bit 22 */
4036 #define CAN_F13R1_FB23_Pos (23U)
4037 #define CAN_F13R1_FB23_Msk (0x1U << CAN_F13R1_FB23_Pos) /*!< 0x00800000 */
4038 #define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk /*!<Filter bit 23 */
4039 #define CAN_F13R1_FB24_Pos (24U)
4040 #define CAN_F13R1_FB24_Msk (0x1U << CAN_F13R1_FB24_Pos) /*!< 0x01000000 */
4041 #define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk /*!<Filter bit 24 */
4042 #define CAN_F13R1_FB25_Pos (25U)
4043 #define CAN_F13R1_FB25_Msk (0x1U << CAN_F13R1_FB25_Pos) /*!< 0x02000000 */
4044 #define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk /*!<Filter bit 25 */
4045 #define CAN_F13R1_FB26_Pos (26U)
4046 #define CAN_F13R1_FB26_Msk (0x1U << CAN_F13R1_FB26_Pos) /*!< 0x04000000 */
4047 #define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk /*!<Filter bit 26 */
4048 #define CAN_F13R1_FB27_Pos (27U)
4049 #define CAN_F13R1_FB27_Msk (0x1U << CAN_F13R1_FB27_Pos) /*!< 0x08000000 */
4050 #define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk /*!<Filter bit 27 */
4051 #define CAN_F13R1_FB28_Pos (28U)
4052 #define CAN_F13R1_FB28_Msk (0x1U << CAN_F13R1_FB28_Pos) /*!< 0x10000000 */
4053 #define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk /*!<Filter bit 28 */
4054 #define CAN_F13R1_FB29_Pos (29U)
4055 #define CAN_F13R1_FB29_Msk (0x1U << CAN_F13R1_FB29_Pos) /*!< 0x20000000 */
4056 #define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk /*!<Filter bit 29 */
4057 #define CAN_F13R1_FB30_Pos (30U)
4058 #define CAN_F13R1_FB30_Msk (0x1U << CAN_F13R1_FB30_Pos) /*!< 0x40000000 */
4059 #define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk /*!<Filter bit 30 */
4060 #define CAN_F13R1_FB31_Pos (31U)
4061 #define CAN_F13R1_FB31_Msk (0x1U << CAN_F13R1_FB31_Pos) /*!< 0x80000000 */
4062 #define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk /*!<Filter bit 31 */
4063
4064 /******************* Bit definition for CAN_F0R2 register *******************/
4065 #define CAN_F0R2_FB0_Pos (0U)
4066 #define CAN_F0R2_FB0_Msk (0x1U << CAN_F0R2_FB0_Pos) /*!< 0x00000001 */
4067 #define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk /*!<Filter bit 0 */
4068 #define CAN_F0R2_FB1_Pos (1U)
4069 #define CAN_F0R2_FB1_Msk (0x1U << CAN_F0R2_FB1_Pos) /*!< 0x00000002 */
4070 #define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk /*!<Filter bit 1 */
4071 #define CAN_F0R2_FB2_Pos (2U)
4072 #define CAN_F0R2_FB2_Msk (0x1U << CAN_F0R2_FB2_Pos) /*!< 0x00000004 */
4073 #define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk /*!<Filter bit 2 */
4074 #define CAN_F0R2_FB3_Pos (3U)
4075 #define CAN_F0R2_FB3_Msk (0x1U << CAN_F0R2_FB3_Pos) /*!< 0x00000008 */
4076 #define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk /*!<Filter bit 3 */
4077 #define CAN_F0R2_FB4_Pos (4U)
4078 #define CAN_F0R2_FB4_Msk (0x1U << CAN_F0R2_FB4_Pos) /*!< 0x00000010 */
4079 #define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk /*!<Filter bit 4 */
4080 #define CAN_F0R2_FB5_Pos (5U)
4081 #define CAN_F0R2_FB5_Msk (0x1U << CAN_F0R2_FB5_Pos) /*!< 0x00000020 */
4082 #define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk /*!<Filter bit 5 */
4083 #define CAN_F0R2_FB6_Pos (6U)
4084 #define CAN_F0R2_FB6_Msk (0x1U << CAN_F0R2_FB6_Pos) /*!< 0x00000040 */
4085 #define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk /*!<Filter bit 6 */
4086 #define CAN_F0R2_FB7_Pos (7U)
4087 #define CAN_F0R2_FB7_Msk (0x1U << CAN_F0R2_FB7_Pos) /*!< 0x00000080 */
4088 #define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk /*!<Filter bit 7 */
4089 #define CAN_F0R2_FB8_Pos (8U)
4090 #define CAN_F0R2_FB8_Msk (0x1U << CAN_F0R2_FB8_Pos) /*!< 0x00000100 */
4091 #define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk /*!<Filter bit 8 */
4092 #define CAN_F0R2_FB9_Pos (9U)
4093 #define CAN_F0R2_FB9_Msk (0x1U << CAN_F0R2_FB9_Pos) /*!< 0x00000200 */
4094 #define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk /*!<Filter bit 9 */
4095 #define CAN_F0R2_FB10_Pos (10U)
4096 #define CAN_F0R2_FB10_Msk (0x1U << CAN_F0R2_FB10_Pos) /*!< 0x00000400 */
4097 #define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk /*!<Filter bit 10 */
4098 #define CAN_F0R2_FB11_Pos (11U)
4099 #define CAN_F0R2_FB11_Msk (0x1U << CAN_F0R2_FB11_Pos) /*!< 0x00000800 */
4100 #define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk /*!<Filter bit 11 */
4101 #define CAN_F0R2_FB12_Pos (12U)
4102 #define CAN_F0R2_FB12_Msk (0x1U << CAN_F0R2_FB12_Pos) /*!< 0x00001000 */
4103 #define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk /*!<Filter bit 12 */
4104 #define CAN_F0R2_FB13_Pos (13U)
4105 #define CAN_F0R2_FB13_Msk (0x1U << CAN_F0R2_FB13_Pos) /*!< 0x00002000 */
4106 #define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk /*!<Filter bit 13 */
4107 #define CAN_F0R2_FB14_Pos (14U)
4108 #define CAN_F0R2_FB14_Msk (0x1U << CAN_F0R2_FB14_Pos) /*!< 0x00004000 */
4109 #define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk /*!<Filter bit 14 */
4110 #define CAN_F0R2_FB15_Pos (15U)
4111 #define CAN_F0R2_FB15_Msk (0x1U << CAN_F0R2_FB15_Pos) /*!< 0x00008000 */
4112 #define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk /*!<Filter bit 15 */
4113 #define CAN_F0R2_FB16_Pos (16U)
4114 #define CAN_F0R2_FB16_Msk (0x1U << CAN_F0R2_FB16_Pos) /*!< 0x00010000 */
4115 #define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk /*!<Filter bit 16 */
4116 #define CAN_F0R2_FB17_Pos (17U)
4117 #define CAN_F0R2_FB17_Msk (0x1U << CAN_F0R2_FB17_Pos) /*!< 0x00020000 */
4118 #define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk /*!<Filter bit 17 */
4119 #define CAN_F0R2_FB18_Pos (18U)
4120 #define CAN_F0R2_FB18_Msk (0x1U << CAN_F0R2_FB18_Pos) /*!< 0x00040000 */
4121 #define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk /*!<Filter bit 18 */
4122 #define CAN_F0R2_FB19_Pos (19U)
4123 #define CAN_F0R2_FB19_Msk (0x1U << CAN_F0R2_FB19_Pos) /*!< 0x00080000 */
4124 #define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk /*!<Filter bit 19 */
4125 #define CAN_F0R2_FB20_Pos (20U)
4126 #define CAN_F0R2_FB20_Msk (0x1U << CAN_F0R2_FB20_Pos) /*!< 0x00100000 */
4127 #define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk /*!<Filter bit 20 */
4128 #define CAN_F0R2_FB21_Pos (21U)
4129 #define CAN_F0R2_FB21_Msk (0x1U << CAN_F0R2_FB21_Pos) /*!< 0x00200000 */
4130 #define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk /*!<Filter bit 21 */
4131 #define CAN_F0R2_FB22_Pos (22U)
4132 #define CAN_F0R2_FB22_Msk (0x1U << CAN_F0R2_FB22_Pos) /*!< 0x00400000 */
4133 #define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk /*!<Filter bit 22 */
4134 #define CAN_F0R2_FB23_Pos (23U)
4135 #define CAN_F0R2_FB23_Msk (0x1U << CAN_F0R2_FB23_Pos) /*!< 0x00800000 */
4136 #define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk /*!<Filter bit 23 */
4137 #define CAN_F0R2_FB24_Pos (24U)
4138 #define CAN_F0R2_FB24_Msk (0x1U << CAN_F0R2_FB24_Pos) /*!< 0x01000000 */
4139 #define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk /*!<Filter bit 24 */
4140 #define CAN_F0R2_FB25_Pos (25U)
4141 #define CAN_F0R2_FB25_Msk (0x1U << CAN_F0R2_FB25_Pos) /*!< 0x02000000 */
4142 #define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk /*!<Filter bit 25 */
4143 #define CAN_F0R2_FB26_Pos (26U)
4144 #define CAN_F0R2_FB26_Msk (0x1U << CAN_F0R2_FB26_Pos) /*!< 0x04000000 */
4145 #define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk /*!<Filter bit 26 */
4146 #define CAN_F0R2_FB27_Pos (27U)
4147 #define CAN_F0R2_FB27_Msk (0x1U << CAN_F0R2_FB27_Pos) /*!< 0x08000000 */
4148 #define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk /*!<Filter bit 27 */
4149 #define CAN_F0R2_FB28_Pos (28U)
4150 #define CAN_F0R2_FB28_Msk (0x1U << CAN_F0R2_FB28_Pos) /*!< 0x10000000 */
4151 #define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk /*!<Filter bit 28 */
4152 #define CAN_F0R2_FB29_Pos (29U)
4153 #define CAN_F0R2_FB29_Msk (0x1U << CAN_F0R2_FB29_Pos) /*!< 0x20000000 */
4154 #define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk /*!<Filter bit 29 */
4155 #define CAN_F0R2_FB30_Pos (30U)
4156 #define CAN_F0R2_FB30_Msk (0x1U << CAN_F0R2_FB30_Pos) /*!< 0x40000000 */
4157 #define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk /*!<Filter bit 30 */
4158 #define CAN_F0R2_FB31_Pos (31U)
4159 #define CAN_F0R2_FB31_Msk (0x1U << CAN_F0R2_FB31_Pos) /*!< 0x80000000 */
4160 #define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk /*!<Filter bit 31 */
4161
4162 /******************* Bit definition for CAN_F1R2 register *******************/
4163 #define CAN_F1R2_FB0_Pos (0U)
4164 #define CAN_F1R2_FB0_Msk (0x1U << CAN_F1R2_FB0_Pos) /*!< 0x00000001 */
4165 #define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk /*!<Filter bit 0 */
4166 #define CAN_F1R2_FB1_Pos (1U)
4167 #define CAN_F1R2_FB1_Msk (0x1U << CAN_F1R2_FB1_Pos) /*!< 0x00000002 */
4168 #define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk /*!<Filter bit 1 */
4169 #define CAN_F1R2_FB2_Pos (2U)
4170 #define CAN_F1R2_FB2_Msk (0x1U << CAN_F1R2_FB2_Pos) /*!< 0x00000004 */
4171 #define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk /*!<Filter bit 2 */
4172 #define CAN_F1R2_FB3_Pos (3U)
4173 #define CAN_F1R2_FB3_Msk (0x1U << CAN_F1R2_FB3_Pos) /*!< 0x00000008 */
4174 #define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk /*!<Filter bit 3 */
4175 #define CAN_F1R2_FB4_Pos (4U)
4176 #define CAN_F1R2_FB4_Msk (0x1U << CAN_F1R2_FB4_Pos) /*!< 0x00000010 */
4177 #define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk /*!<Filter bit 4 */
4178 #define CAN_F1R2_FB5_Pos (5U)
4179 #define CAN_F1R2_FB5_Msk (0x1U << CAN_F1R2_FB5_Pos) /*!< 0x00000020 */
4180 #define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk /*!<Filter bit 5 */
4181 #define CAN_F1R2_FB6_Pos (6U)
4182 #define CAN_F1R2_FB6_Msk (0x1U << CAN_F1R2_FB6_Pos) /*!< 0x00000040 */
4183 #define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk /*!<Filter bit 6 */
4184 #define CAN_F1R2_FB7_Pos (7U)
4185 #define CAN_F1R2_FB7_Msk (0x1U << CAN_F1R2_FB7_Pos) /*!< 0x00000080 */
4186 #define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk /*!<Filter bit 7 */
4187 #define CAN_F1R2_FB8_Pos (8U)
4188 #define CAN_F1R2_FB8_Msk (0x1U << CAN_F1R2_FB8_Pos) /*!< 0x00000100 */
4189 #define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk /*!<Filter bit 8 */
4190 #define CAN_F1R2_FB9_Pos (9U)
4191 #define CAN_F1R2_FB9_Msk (0x1U << CAN_F1R2_FB9_Pos) /*!< 0x00000200 */
4192 #define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk /*!<Filter bit 9 */
4193 #define CAN_F1R2_FB10_Pos (10U)
4194 #define CAN_F1R2_FB10_Msk (0x1U << CAN_F1R2_FB10_Pos) /*!< 0x00000400 */
4195 #define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk /*!<Filter bit 10 */
4196 #define CAN_F1R2_FB11_Pos (11U)
4197 #define CAN_F1R2_FB11_Msk (0x1U << CAN_F1R2_FB11_Pos) /*!< 0x00000800 */
4198 #define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk /*!<Filter bit 11 */
4199 #define CAN_F1R2_FB12_Pos (12U)
4200 #define CAN_F1R2_FB12_Msk (0x1U << CAN_F1R2_FB12_Pos) /*!< 0x00001000 */
4201 #define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk /*!<Filter bit 12 */
4202 #define CAN_F1R2_FB13_Pos (13U)
4203 #define CAN_F1R2_FB13_Msk (0x1U << CAN_F1R2_FB13_Pos) /*!< 0x00002000 */
4204 #define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk /*!<Filter bit 13 */
4205 #define CAN_F1R2_FB14_Pos (14U)
4206 #define CAN_F1R2_FB14_Msk (0x1U << CAN_F1R2_FB14_Pos) /*!< 0x00004000 */
4207 #define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk /*!<Filter bit 14 */
4208 #define CAN_F1R2_FB15_Pos (15U)
4209 #define CAN_F1R2_FB15_Msk (0x1U << CAN_F1R2_FB15_Pos) /*!< 0x00008000 */
4210 #define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk /*!<Filter bit 15 */
4211 #define CAN_F1R2_FB16_Pos (16U)
4212 #define CAN_F1R2_FB16_Msk (0x1U << CAN_F1R2_FB16_Pos) /*!< 0x00010000 */
4213 #define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk /*!<Filter bit 16 */
4214 #define CAN_F1R2_FB17_Pos (17U)
4215 #define CAN_F1R2_FB17_Msk (0x1U << CAN_F1R2_FB17_Pos) /*!< 0x00020000 */
4216 #define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk /*!<Filter bit 17 */
4217 #define CAN_F1R2_FB18_Pos (18U)
4218 #define CAN_F1R2_FB18_Msk (0x1U << CAN_F1R2_FB18_Pos) /*!< 0x00040000 */
4219 #define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk /*!<Filter bit 18 */
4220 #define CAN_F1R2_FB19_Pos (19U)
4221 #define CAN_F1R2_FB19_Msk (0x1U << CAN_F1R2_FB19_Pos) /*!< 0x00080000 */
4222 #define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk /*!<Filter bit 19 */
4223 #define CAN_F1R2_FB20_Pos (20U)
4224 #define CAN_F1R2_FB20_Msk (0x1U << CAN_F1R2_FB20_Pos) /*!< 0x00100000 */
4225 #define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk /*!<Filter bit 20 */
4226 #define CAN_F1R2_FB21_Pos (21U)
4227 #define CAN_F1R2_FB21_Msk (0x1U << CAN_F1R2_FB21_Pos) /*!< 0x00200000 */
4228 #define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk /*!<Filter bit 21 */
4229 #define CAN_F1R2_FB22_Pos (22U)
4230 #define CAN_F1R2_FB22_Msk (0x1U << CAN_F1R2_FB22_Pos) /*!< 0x00400000 */
4231 #define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk /*!<Filter bit 22 */
4232 #define CAN_F1R2_FB23_Pos (23U)
4233 #define CAN_F1R2_FB23_Msk (0x1U << CAN_F1R2_FB23_Pos) /*!< 0x00800000 */
4234 #define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk /*!<Filter bit 23 */
4235 #define CAN_F1R2_FB24_Pos (24U)
4236 #define CAN_F1R2_FB24_Msk (0x1U << CAN_F1R2_FB24_Pos) /*!< 0x01000000 */
4237 #define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk /*!<Filter bit 24 */
4238 #define CAN_F1R2_FB25_Pos (25U)
4239 #define CAN_F1R2_FB25_Msk (0x1U << CAN_F1R2_FB25_Pos) /*!< 0x02000000 */
4240 #define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk /*!<Filter bit 25 */
4241 #define CAN_F1R2_FB26_Pos (26U)
4242 #define CAN_F1R2_FB26_Msk (0x1U << CAN_F1R2_FB26_Pos) /*!< 0x04000000 */
4243 #define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk /*!<Filter bit 26 */
4244 #define CAN_F1R2_FB27_Pos (27U)
4245 #define CAN_F1R2_FB27_Msk (0x1U << CAN_F1R2_FB27_Pos) /*!< 0x08000000 */
4246 #define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk /*!<Filter bit 27 */
4247 #define CAN_F1R2_FB28_Pos (28U)
4248 #define CAN_F1R2_FB28_Msk (0x1U << CAN_F1R2_FB28_Pos) /*!< 0x10000000 */
4249 #define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk /*!<Filter bit 28 */
4250 #define CAN_F1R2_FB29_Pos (29U)
4251 #define CAN_F1R2_FB29_Msk (0x1U << CAN_F1R2_FB29_Pos) /*!< 0x20000000 */
4252 #define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk /*!<Filter bit 29 */
4253 #define CAN_F1R2_FB30_Pos (30U)
4254 #define CAN_F1R2_FB30_Msk (0x1U << CAN_F1R2_FB30_Pos) /*!< 0x40000000 */
4255 #define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk /*!<Filter bit 30 */
4256 #define CAN_F1R2_FB31_Pos (31U)
4257 #define CAN_F1R2_FB31_Msk (0x1U << CAN_F1R2_FB31_Pos) /*!< 0x80000000 */
4258 #define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk /*!<Filter bit 31 */
4259
4260 /******************* Bit definition for CAN_F2R2 register *******************/
4261 #define CAN_F2R2_FB0_Pos (0U)
4262 #define CAN_F2R2_FB0_Msk (0x1U << CAN_F2R2_FB0_Pos) /*!< 0x00000001 */
4263 #define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk /*!<Filter bit 0 */
4264 #define CAN_F2R2_FB1_Pos (1U)
4265 #define CAN_F2R2_FB1_Msk (0x1U << CAN_F2R2_FB1_Pos) /*!< 0x00000002 */
4266 #define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk /*!<Filter bit 1 */
4267 #define CAN_F2R2_FB2_Pos (2U)
4268 #define CAN_F2R2_FB2_Msk (0x1U << CAN_F2R2_FB2_Pos) /*!< 0x00000004 */
4269 #define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk /*!<Filter bit 2 */
4270 #define CAN_F2R2_FB3_Pos (3U)
4271 #define CAN_F2R2_FB3_Msk (0x1U << CAN_F2R2_FB3_Pos) /*!< 0x00000008 */
4272 #define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk /*!<Filter bit 3 */
4273 #define CAN_F2R2_FB4_Pos (4U)
4274 #define CAN_F2R2_FB4_Msk (0x1U << CAN_F2R2_FB4_Pos) /*!< 0x00000010 */
4275 #define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk /*!<Filter bit 4 */
4276 #define CAN_F2R2_FB5_Pos (5U)
4277 #define CAN_F2R2_FB5_Msk (0x1U << CAN_F2R2_FB5_Pos) /*!< 0x00000020 */
4278 #define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk /*!<Filter bit 5 */
4279 #define CAN_F2R2_FB6_Pos (6U)
4280 #define CAN_F2R2_FB6_Msk (0x1U << CAN_F2R2_FB6_Pos) /*!< 0x00000040 */
4281 #define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk /*!<Filter bit 6 */
4282 #define CAN_F2R2_FB7_Pos (7U)
4283 #define CAN_F2R2_FB7_Msk (0x1U << CAN_F2R2_FB7_Pos) /*!< 0x00000080 */
4284 #define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk /*!<Filter bit 7 */
4285 #define CAN_F2R2_FB8_Pos (8U)
4286 #define CAN_F2R2_FB8_Msk (0x1U << CAN_F2R2_FB8_Pos) /*!< 0x00000100 */
4287 #define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk /*!<Filter bit 8 */
4288 #define CAN_F2R2_FB9_Pos (9U)
4289 #define CAN_F2R2_FB9_Msk (0x1U << CAN_F2R2_FB9_Pos) /*!< 0x00000200 */
4290 #define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk /*!<Filter bit 9 */
4291 #define CAN_F2R2_FB10_Pos (10U)
4292 #define CAN_F2R2_FB10_Msk (0x1U << CAN_F2R2_FB10_Pos) /*!< 0x00000400 */
4293 #define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk /*!<Filter bit 10 */
4294 #define CAN_F2R2_FB11_Pos (11U)
4295 #define CAN_F2R2_FB11_Msk (0x1U << CAN_F2R2_FB11_Pos) /*!< 0x00000800 */
4296 #define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk /*!<Filter bit 11 */
4297 #define CAN_F2R2_FB12_Pos (12U)
4298 #define CAN_F2R2_FB12_Msk (0x1U << CAN_F2R2_FB12_Pos) /*!< 0x00001000 */
4299 #define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk /*!<Filter bit 12 */
4300 #define CAN_F2R2_FB13_Pos (13U)
4301 #define CAN_F2R2_FB13_Msk (0x1U << CAN_F2R2_FB13_Pos) /*!< 0x00002000 */
4302 #define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk /*!<Filter bit 13 */
4303 #define CAN_F2R2_FB14_Pos (14U)
4304 #define CAN_F2R2_FB14_Msk (0x1U << CAN_F2R2_FB14_Pos) /*!< 0x00004000 */
4305 #define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk /*!<Filter bit 14 */
4306 #define CAN_F2R2_FB15_Pos (15U)
4307 #define CAN_F2R2_FB15_Msk (0x1U << CAN_F2R2_FB15_Pos) /*!< 0x00008000 */
4308 #define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk /*!<Filter bit 15 */
4309 #define CAN_F2R2_FB16_Pos (16U)
4310 #define CAN_F2R2_FB16_Msk (0x1U << CAN_F2R2_FB16_Pos) /*!< 0x00010000 */
4311 #define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk /*!<Filter bit 16 */
4312 #define CAN_F2R2_FB17_Pos (17U)
4313 #define CAN_F2R2_FB17_Msk (0x1U << CAN_F2R2_FB17_Pos) /*!< 0x00020000 */
4314 #define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk /*!<Filter bit 17 */
4315 #define CAN_F2R2_FB18_Pos (18U)
4316 #define CAN_F2R2_FB18_Msk (0x1U << CAN_F2R2_FB18_Pos) /*!< 0x00040000 */
4317 #define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk /*!<Filter bit 18 */
4318 #define CAN_F2R2_FB19_Pos (19U)
4319 #define CAN_F2R2_FB19_Msk (0x1U << CAN_F2R2_FB19_Pos) /*!< 0x00080000 */
4320 #define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk /*!<Filter bit 19 */
4321 #define CAN_F2R2_FB20_Pos (20U)
4322 #define CAN_F2R2_FB20_Msk (0x1U << CAN_F2R2_FB20_Pos) /*!< 0x00100000 */
4323 #define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk /*!<Filter bit 20 */
4324 #define CAN_F2R2_FB21_Pos (21U)
4325 #define CAN_F2R2_FB21_Msk (0x1U << CAN_F2R2_FB21_Pos) /*!< 0x00200000 */
4326 #define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk /*!<Filter bit 21 */
4327 #define CAN_F2R2_FB22_Pos (22U)
4328 #define CAN_F2R2_FB22_Msk (0x1U << CAN_F2R2_FB22_Pos) /*!< 0x00400000 */
4329 #define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk /*!<Filter bit 22 */
4330 #define CAN_F2R2_FB23_Pos (23U)
4331 #define CAN_F2R2_FB23_Msk (0x1U << CAN_F2R2_FB23_Pos) /*!< 0x00800000 */
4332 #define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk /*!<Filter bit 23 */
4333 #define CAN_F2R2_FB24_Pos (24U)
4334 #define CAN_F2R2_FB24_Msk (0x1U << CAN_F2R2_FB24_Pos) /*!< 0x01000000 */
4335 #define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk /*!<Filter bit 24 */
4336 #define CAN_F2R2_FB25_Pos (25U)
4337 #define CAN_F2R2_FB25_Msk (0x1U << CAN_F2R2_FB25_Pos) /*!< 0x02000000 */
4338 #define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk /*!<Filter bit 25 */
4339 #define CAN_F2R2_FB26_Pos (26U)
4340 #define CAN_F2R2_FB26_Msk (0x1U << CAN_F2R2_FB26_Pos) /*!< 0x04000000 */
4341 #define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk /*!<Filter bit 26 */
4342 #define CAN_F2R2_FB27_Pos (27U)
4343 #define CAN_F2R2_FB27_Msk (0x1U << CAN_F2R2_FB27_Pos) /*!< 0x08000000 */
4344 #define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk /*!<Filter bit 27 */
4345 #define CAN_F2R2_FB28_Pos (28U)
4346 #define CAN_F2R2_FB28_Msk (0x1U << CAN_F2R2_FB28_Pos) /*!< 0x10000000 */
4347 #define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk /*!<Filter bit 28 */
4348 #define CAN_F2R2_FB29_Pos (29U)
4349 #define CAN_F2R2_FB29_Msk (0x1U << CAN_F2R2_FB29_Pos) /*!< 0x20000000 */
4350 #define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk /*!<Filter bit 29 */
4351 #define CAN_F2R2_FB30_Pos (30U)
4352 #define CAN_F2R2_FB30_Msk (0x1U << CAN_F2R2_FB30_Pos) /*!< 0x40000000 */
4353 #define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk /*!<Filter bit 30 */
4354 #define CAN_F2R2_FB31_Pos (31U)
4355 #define CAN_F2R2_FB31_Msk (0x1U << CAN_F2R2_FB31_Pos) /*!< 0x80000000 */
4356 #define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk /*!<Filter bit 31 */
4357
4358 /******************* Bit definition for CAN_F3R2 register *******************/
4359 #define CAN_F3R2_FB0_Pos (0U)
4360 #define CAN_F3R2_FB0_Msk (0x1U << CAN_F3R2_FB0_Pos) /*!< 0x00000001 */
4361 #define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk /*!<Filter bit 0 */
4362 #define CAN_F3R2_FB1_Pos (1U)
4363 #define CAN_F3R2_FB1_Msk (0x1U << CAN_F3R2_FB1_Pos) /*!< 0x00000002 */
4364 #define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk /*!<Filter bit 1 */
4365 #define CAN_F3R2_FB2_Pos (2U)
4366 #define CAN_F3R2_FB2_Msk (0x1U << CAN_F3R2_FB2_Pos) /*!< 0x00000004 */
4367 #define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk /*!<Filter bit 2 */
4368 #define CAN_F3R2_FB3_Pos (3U)
4369 #define CAN_F3R2_FB3_Msk (0x1U << CAN_F3R2_FB3_Pos) /*!< 0x00000008 */
4370 #define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk /*!<Filter bit 3 */
4371 #define CAN_F3R2_FB4_Pos (4U)
4372 #define CAN_F3R2_FB4_Msk (0x1U << CAN_F3R2_FB4_Pos) /*!< 0x00000010 */
4373 #define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk /*!<Filter bit 4 */
4374 #define CAN_F3R2_FB5_Pos (5U)
4375 #define CAN_F3R2_FB5_Msk (0x1U << CAN_F3R2_FB5_Pos) /*!< 0x00000020 */
4376 #define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk /*!<Filter bit 5 */
4377 #define CAN_F3R2_FB6_Pos (6U)
4378 #define CAN_F3R2_FB6_Msk (0x1U << CAN_F3R2_FB6_Pos) /*!< 0x00000040 */
4379 #define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk /*!<Filter bit 6 */
4380 #define CAN_F3R2_FB7_Pos (7U)
4381 #define CAN_F3R2_FB7_Msk (0x1U << CAN_F3R2_FB7_Pos) /*!< 0x00000080 */
4382 #define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk /*!<Filter bit 7 */
4383 #define CAN_F3R2_FB8_Pos (8U)
4384 #define CAN_F3R2_FB8_Msk (0x1U << CAN_F3R2_FB8_Pos) /*!< 0x00000100 */
4385 #define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk /*!<Filter bit 8 */
4386 #define CAN_F3R2_FB9_Pos (9U)
4387 #define CAN_F3R2_FB9_Msk (0x1U << CAN_F3R2_FB9_Pos) /*!< 0x00000200 */
4388 #define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk /*!<Filter bit 9 */
4389 #define CAN_F3R2_FB10_Pos (10U)
4390 #define CAN_F3R2_FB10_Msk (0x1U << CAN_F3R2_FB10_Pos) /*!< 0x00000400 */
4391 #define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk /*!<Filter bit 10 */
4392 #define CAN_F3R2_FB11_Pos (11U)
4393 #define CAN_F3R2_FB11_Msk (0x1U << CAN_F3R2_FB11_Pos) /*!< 0x00000800 */
4394 #define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk /*!<Filter bit 11 */
4395 #define CAN_F3R2_FB12_Pos (12U)
4396 #define CAN_F3R2_FB12_Msk (0x1U << CAN_F3R2_FB12_Pos) /*!< 0x00001000 */
4397 #define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk /*!<Filter bit 12 */
4398 #define CAN_F3R2_FB13_Pos (13U)
4399 #define CAN_F3R2_FB13_Msk (0x1U << CAN_F3R2_FB13_Pos) /*!< 0x00002000 */
4400 #define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk /*!<Filter bit 13 */
4401 #define CAN_F3R2_FB14_Pos (14U)
4402 #define CAN_F3R2_FB14_Msk (0x1U << CAN_F3R2_FB14_Pos) /*!< 0x00004000 */
4403 #define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk /*!<Filter bit 14 */
4404 #define CAN_F3R2_FB15_Pos (15U)
4405 #define CAN_F3R2_FB15_Msk (0x1U << CAN_F3R2_FB15_Pos) /*!< 0x00008000 */
4406 #define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk /*!<Filter bit 15 */
4407 #define CAN_F3R2_FB16_Pos (16U)
4408 #define CAN_F3R2_FB16_Msk (0x1U << CAN_F3R2_FB16_Pos) /*!< 0x00010000 */
4409 #define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk /*!<Filter bit 16 */
4410 #define CAN_F3R2_FB17_Pos (17U)
4411 #define CAN_F3R2_FB17_Msk (0x1U << CAN_F3R2_FB17_Pos) /*!< 0x00020000 */
4412 #define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk /*!<Filter bit 17 */
4413 #define CAN_F3R2_FB18_Pos (18U)
4414 #define CAN_F3R2_FB18_Msk (0x1U << CAN_F3R2_FB18_Pos) /*!< 0x00040000 */
4415 #define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk /*!<Filter bit 18 */
4416 #define CAN_F3R2_FB19_Pos (19U)
4417 #define CAN_F3R2_FB19_Msk (0x1U << CAN_F3R2_FB19_Pos) /*!< 0x00080000 */
4418 #define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk /*!<Filter bit 19 */
4419 #define CAN_F3R2_FB20_Pos (20U)
4420 #define CAN_F3R2_FB20_Msk (0x1U << CAN_F3R2_FB20_Pos) /*!< 0x00100000 */
4421 #define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk /*!<Filter bit 20 */
4422 #define CAN_F3R2_FB21_Pos (21U)
4423 #define CAN_F3R2_FB21_Msk (0x1U << CAN_F3R2_FB21_Pos) /*!< 0x00200000 */
4424 #define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk /*!<Filter bit 21 */
4425 #define CAN_F3R2_FB22_Pos (22U)
4426 #define CAN_F3R2_FB22_Msk (0x1U << CAN_F3R2_FB22_Pos) /*!< 0x00400000 */
4427 #define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk /*!<Filter bit 22 */
4428 #define CAN_F3R2_FB23_Pos (23U)
4429 #define CAN_F3R2_FB23_Msk (0x1U << CAN_F3R2_FB23_Pos) /*!< 0x00800000 */
4430 #define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk /*!<Filter bit 23 */
4431 #define CAN_F3R2_FB24_Pos (24U)
4432 #define CAN_F3R2_FB24_Msk (0x1U << CAN_F3R2_FB24_Pos) /*!< 0x01000000 */
4433 #define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk /*!<Filter bit 24 */
4434 #define CAN_F3R2_FB25_Pos (25U)
4435 #define CAN_F3R2_FB25_Msk (0x1U << CAN_F3R2_FB25_Pos) /*!< 0x02000000 */
4436 #define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk /*!<Filter bit 25 */
4437 #define CAN_F3R2_FB26_Pos (26U)
4438 #define CAN_F3R2_FB26_Msk (0x1U << CAN_F3R2_FB26_Pos) /*!< 0x04000000 */
4439 #define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk /*!<Filter bit 26 */
4440 #define CAN_F3R2_FB27_Pos (27U)
4441 #define CAN_F3R2_FB27_Msk (0x1U << CAN_F3R2_FB27_Pos) /*!< 0x08000000 */
4442 #define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk /*!<Filter bit 27 */
4443 #define CAN_F3R2_FB28_Pos (28U)
4444 #define CAN_F3R2_FB28_Msk (0x1U << CAN_F3R2_FB28_Pos) /*!< 0x10000000 */
4445 #define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk /*!<Filter bit 28 */
4446 #define CAN_F3R2_FB29_Pos (29U)
4447 #define CAN_F3R2_FB29_Msk (0x1U << CAN_F3R2_FB29_Pos) /*!< 0x20000000 */
4448 #define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk /*!<Filter bit 29 */
4449 #define CAN_F3R2_FB30_Pos (30U)
4450 #define CAN_F3R2_FB30_Msk (0x1U << CAN_F3R2_FB30_Pos) /*!< 0x40000000 */
4451 #define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk /*!<Filter bit 30 */
4452 #define CAN_F3R2_FB31_Pos (31U)
4453 #define CAN_F3R2_FB31_Msk (0x1U << CAN_F3R2_FB31_Pos) /*!< 0x80000000 */
4454 #define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk /*!<Filter bit 31 */
4455
4456 /******************* Bit definition for CAN_F4R2 register *******************/
4457 #define CAN_F4R2_FB0_Pos (0U)
4458 #define CAN_F4R2_FB0_Msk (0x1U << CAN_F4R2_FB0_Pos) /*!< 0x00000001 */
4459 #define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk /*!<Filter bit 0 */
4460 #define CAN_F4R2_FB1_Pos (1U)
4461 #define CAN_F4R2_FB1_Msk (0x1U << CAN_F4R2_FB1_Pos) /*!< 0x00000002 */
4462 #define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk /*!<Filter bit 1 */
4463 #define CAN_F4R2_FB2_Pos (2U)
4464 #define CAN_F4R2_FB2_Msk (0x1U << CAN_F4R2_FB2_Pos) /*!< 0x00000004 */
4465 #define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk /*!<Filter bit 2 */
4466 #define CAN_F4R2_FB3_Pos (3U)
4467 #define CAN_F4R2_FB3_Msk (0x1U << CAN_F4R2_FB3_Pos) /*!< 0x00000008 */
4468 #define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk /*!<Filter bit 3 */
4469 #define CAN_F4R2_FB4_Pos (4U)
4470 #define CAN_F4R2_FB4_Msk (0x1U << CAN_F4R2_FB4_Pos) /*!< 0x00000010 */
4471 #define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk /*!<Filter bit 4 */
4472 #define CAN_F4R2_FB5_Pos (5U)
4473 #define CAN_F4R2_FB5_Msk (0x1U << CAN_F4R2_FB5_Pos) /*!< 0x00000020 */
4474 #define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk /*!<Filter bit 5 */
4475 #define CAN_F4R2_FB6_Pos (6U)
4476 #define CAN_F4R2_FB6_Msk (0x1U << CAN_F4R2_FB6_Pos) /*!< 0x00000040 */
4477 #define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk /*!<Filter bit 6 */
4478 #define CAN_F4R2_FB7_Pos (7U)
4479 #define CAN_F4R2_FB7_Msk (0x1U << CAN_F4R2_FB7_Pos) /*!< 0x00000080 */
4480 #define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk /*!<Filter bit 7 */
4481 #define CAN_F4R2_FB8_Pos (8U)
4482 #define CAN_F4R2_FB8_Msk (0x1U << CAN_F4R2_FB8_Pos) /*!< 0x00000100 */
4483 #define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk /*!<Filter bit 8 */
4484 #define CAN_F4R2_FB9_Pos (9U)
4485 #define CAN_F4R2_FB9_Msk (0x1U << CAN_F4R2_FB9_Pos) /*!< 0x00000200 */
4486 #define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk /*!<Filter bit 9 */
4487 #define CAN_F4R2_FB10_Pos (10U)
4488 #define CAN_F4R2_FB10_Msk (0x1U << CAN_F4R2_FB10_Pos) /*!< 0x00000400 */
4489 #define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk /*!<Filter bit 10 */
4490 #define CAN_F4R2_FB11_Pos (11U)
4491 #define CAN_F4R2_FB11_Msk (0x1U << CAN_F4R2_FB11_Pos) /*!< 0x00000800 */
4492 #define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk /*!<Filter bit 11 */
4493 #define CAN_F4R2_FB12_Pos (12U)
4494 #define CAN_F4R2_FB12_Msk (0x1U << CAN_F4R2_FB12_Pos) /*!< 0x00001000 */
4495 #define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk /*!<Filter bit 12 */
4496 #define CAN_F4R2_FB13_Pos (13U)
4497 #define CAN_F4R2_FB13_Msk (0x1U << CAN_F4R2_FB13_Pos) /*!< 0x00002000 */
4498 #define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk /*!<Filter bit 13 */
4499 #define CAN_F4R2_FB14_Pos (14U)
4500 #define CAN_F4R2_FB14_Msk (0x1U << CAN_F4R2_FB14_Pos) /*!< 0x00004000 */
4501 #define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk /*!<Filter bit 14 */
4502 #define CAN_F4R2_FB15_Pos (15U)
4503 #define CAN_F4R2_FB15_Msk (0x1U << CAN_F4R2_FB15_Pos) /*!< 0x00008000 */
4504 #define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk /*!<Filter bit 15 */
4505 #define CAN_F4R2_FB16_Pos (16U)
4506 #define CAN_F4R2_FB16_Msk (0x1U << CAN_F4R2_FB16_Pos) /*!< 0x00010000 */
4507 #define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk /*!<Filter bit 16 */
4508 #define CAN_F4R2_FB17_Pos (17U)
4509 #define CAN_F4R2_FB17_Msk (0x1U << CAN_F4R2_FB17_Pos) /*!< 0x00020000 */
4510 #define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk /*!<Filter bit 17 */
4511 #define CAN_F4R2_FB18_Pos (18U)
4512 #define CAN_F4R2_FB18_Msk (0x1U << CAN_F4R2_FB18_Pos) /*!< 0x00040000 */
4513 #define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk /*!<Filter bit 18 */
4514 #define CAN_F4R2_FB19_Pos (19U)
4515 #define CAN_F4R2_FB19_Msk (0x1U << CAN_F4R2_FB19_Pos) /*!< 0x00080000 */
4516 #define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk /*!<Filter bit 19 */
4517 #define CAN_F4R2_FB20_Pos (20U)
4518 #define CAN_F4R2_FB20_Msk (0x1U << CAN_F4R2_FB20_Pos) /*!< 0x00100000 */
4519 #define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk /*!<Filter bit 20 */
4520 #define CAN_F4R2_FB21_Pos (21U)
4521 #define CAN_F4R2_FB21_Msk (0x1U << CAN_F4R2_FB21_Pos) /*!< 0x00200000 */
4522 #define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk /*!<Filter bit 21 */
4523 #define CAN_F4R2_FB22_Pos (22U)
4524 #define CAN_F4R2_FB22_Msk (0x1U << CAN_F4R2_FB22_Pos) /*!< 0x00400000 */
4525 #define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk /*!<Filter bit 22 */
4526 #define CAN_F4R2_FB23_Pos (23U)
4527 #define CAN_F4R2_FB23_Msk (0x1U << CAN_F4R2_FB23_Pos) /*!< 0x00800000 */
4528 #define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk /*!<Filter bit 23 */
4529 #define CAN_F4R2_FB24_Pos (24U)
4530 #define CAN_F4R2_FB24_Msk (0x1U << CAN_F4R2_FB24_Pos) /*!< 0x01000000 */
4531 #define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk /*!<Filter bit 24 */
4532 #define CAN_F4R2_FB25_Pos (25U)
4533 #define CAN_F4R2_FB25_Msk (0x1U << CAN_F4R2_FB25_Pos) /*!< 0x02000000 */
4534 #define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk /*!<Filter bit 25 */
4535 #define CAN_F4R2_FB26_Pos (26U)
4536 #define CAN_F4R2_FB26_Msk (0x1U << CAN_F4R2_FB26_Pos) /*!< 0x04000000 */
4537 #define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk /*!<Filter bit 26 */
4538 #define CAN_F4R2_FB27_Pos (27U)
4539 #define CAN_F4R2_FB27_Msk (0x1U << CAN_F4R2_FB27_Pos) /*!< 0x08000000 */
4540 #define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk /*!<Filter bit 27 */
4541 #define CAN_F4R2_FB28_Pos (28U)
4542 #define CAN_F4R2_FB28_Msk (0x1U << CAN_F4R2_FB28_Pos) /*!< 0x10000000 */
4543 #define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk /*!<Filter bit 28 */
4544 #define CAN_F4R2_FB29_Pos (29U)
4545 #define CAN_F4R2_FB29_Msk (0x1U << CAN_F4R2_FB29_Pos) /*!< 0x20000000 */
4546 #define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk /*!<Filter bit 29 */
4547 #define CAN_F4R2_FB30_Pos (30U)
4548 #define CAN_F4R2_FB30_Msk (0x1U << CAN_F4R2_FB30_Pos) /*!< 0x40000000 */
4549 #define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk /*!<Filter bit 30 */
4550 #define CAN_F4R2_FB31_Pos (31U)
4551 #define CAN_F4R2_FB31_Msk (0x1U << CAN_F4R2_FB31_Pos) /*!< 0x80000000 */
4552 #define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk /*!<Filter bit 31 */
4553
4554 /******************* Bit definition for CAN_F5R2 register *******************/
4555 #define CAN_F5R2_FB0_Pos (0U)
4556 #define CAN_F5R2_FB0_Msk (0x1U << CAN_F5R2_FB0_Pos) /*!< 0x00000001 */
4557 #define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk /*!<Filter bit 0 */
4558 #define CAN_F5R2_FB1_Pos (1U)
4559 #define CAN_F5R2_FB1_Msk (0x1U << CAN_F5R2_FB1_Pos) /*!< 0x00000002 */
4560 #define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk /*!<Filter bit 1 */
4561 #define CAN_F5R2_FB2_Pos (2U)
4562 #define CAN_F5R2_FB2_Msk (0x1U << CAN_F5R2_FB2_Pos) /*!< 0x00000004 */
4563 #define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk /*!<Filter bit 2 */
4564 #define CAN_F5R2_FB3_Pos (3U)
4565 #define CAN_F5R2_FB3_Msk (0x1U << CAN_F5R2_FB3_Pos) /*!< 0x00000008 */
4566 #define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk /*!<Filter bit 3 */
4567 #define CAN_F5R2_FB4_Pos (4U)
4568 #define CAN_F5R2_FB4_Msk (0x1U << CAN_F5R2_FB4_Pos) /*!< 0x00000010 */
4569 #define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk /*!<Filter bit 4 */
4570 #define CAN_F5R2_FB5_Pos (5U)
4571 #define CAN_F5R2_FB5_Msk (0x1U << CAN_F5R2_FB5_Pos) /*!< 0x00000020 */
4572 #define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk /*!<Filter bit 5 */
4573 #define CAN_F5R2_FB6_Pos (6U)
4574 #define CAN_F5R2_FB6_Msk (0x1U << CAN_F5R2_FB6_Pos) /*!< 0x00000040 */
4575 #define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk /*!<Filter bit 6 */
4576 #define CAN_F5R2_FB7_Pos (7U)
4577 #define CAN_F5R2_FB7_Msk (0x1U << CAN_F5R2_FB7_Pos) /*!< 0x00000080 */
4578 #define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk /*!<Filter bit 7 */
4579 #define CAN_F5R2_FB8_Pos (8U)
4580 #define CAN_F5R2_FB8_Msk (0x1U << CAN_F5R2_FB8_Pos) /*!< 0x00000100 */
4581 #define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk /*!<Filter bit 8 */
4582 #define CAN_F5R2_FB9_Pos (9U)
4583 #define CAN_F5R2_FB9_Msk (0x1U << CAN_F5R2_FB9_Pos) /*!< 0x00000200 */
4584 #define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk /*!<Filter bit 9 */
4585 #define CAN_F5R2_FB10_Pos (10U)
4586 #define CAN_F5R2_FB10_Msk (0x1U << CAN_F5R2_FB10_Pos) /*!< 0x00000400 */
4587 #define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk /*!<Filter bit 10 */
4588 #define CAN_F5R2_FB11_Pos (11U)
4589 #define CAN_F5R2_FB11_Msk (0x1U << CAN_F5R2_FB11_Pos) /*!< 0x00000800 */
4590 #define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk /*!<Filter bit 11 */
4591 #define CAN_F5R2_FB12_Pos (12U)
4592 #define CAN_F5R2_FB12_Msk (0x1U << CAN_F5R2_FB12_Pos) /*!< 0x00001000 */
4593 #define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk /*!<Filter bit 12 */
4594 #define CAN_F5R2_FB13_Pos (13U)
4595 #define CAN_F5R2_FB13_Msk (0x1U << CAN_F5R2_FB13_Pos) /*!< 0x00002000 */
4596 #define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk /*!<Filter bit 13 */
4597 #define CAN_F5R2_FB14_Pos (14U)
4598 #define CAN_F5R2_FB14_Msk (0x1U << CAN_F5R2_FB14_Pos) /*!< 0x00004000 */
4599 #define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk /*!<Filter bit 14 */
4600 #define CAN_F5R2_FB15_Pos (15U)
4601 #define CAN_F5R2_FB15_Msk (0x1U << CAN_F5R2_FB15_Pos) /*!< 0x00008000 */
4602 #define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk /*!<Filter bit 15 */
4603 #define CAN_F5R2_FB16_Pos (16U)
4604 #define CAN_F5R2_FB16_Msk (0x1U << CAN_F5R2_FB16_Pos) /*!< 0x00010000 */
4605 #define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk /*!<Filter bit 16 */
4606 #define CAN_F5R2_FB17_Pos (17U)
4607 #define CAN_F5R2_FB17_Msk (0x1U << CAN_F5R2_FB17_Pos) /*!< 0x00020000 */
4608 #define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk /*!<Filter bit 17 */
4609 #define CAN_F5R2_FB18_Pos (18U)
4610 #define CAN_F5R2_FB18_Msk (0x1U << CAN_F5R2_FB18_Pos) /*!< 0x00040000 */
4611 #define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk /*!<Filter bit 18 */
4612 #define CAN_F5R2_FB19_Pos (19U)
4613 #define CAN_F5R2_FB19_Msk (0x1U << CAN_F5R2_FB19_Pos) /*!< 0x00080000 */
4614 #define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk /*!<Filter bit 19 */
4615 #define CAN_F5R2_FB20_Pos (20U)
4616 #define CAN_F5R2_FB20_Msk (0x1U << CAN_F5R2_FB20_Pos) /*!< 0x00100000 */
4617 #define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk /*!<Filter bit 20 */
4618 #define CAN_F5R2_FB21_Pos (21U)
4619 #define CAN_F5R2_FB21_Msk (0x1U << CAN_F5R2_FB21_Pos) /*!< 0x00200000 */
4620 #define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk /*!<Filter bit 21 */
4621 #define CAN_F5R2_FB22_Pos (22U)
4622 #define CAN_F5R2_FB22_Msk (0x1U << CAN_F5R2_FB22_Pos) /*!< 0x00400000 */
4623 #define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk /*!<Filter bit 22 */
4624 #define CAN_F5R2_FB23_Pos (23U)
4625 #define CAN_F5R2_FB23_Msk (0x1U << CAN_F5R2_FB23_Pos) /*!< 0x00800000 */
4626 #define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk /*!<Filter bit 23 */
4627 #define CAN_F5R2_FB24_Pos (24U)
4628 #define CAN_F5R2_FB24_Msk (0x1U << CAN_F5R2_FB24_Pos) /*!< 0x01000000 */
4629 #define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk /*!<Filter bit 24 */
4630 #define CAN_F5R2_FB25_Pos (25U)
4631 #define CAN_F5R2_FB25_Msk (0x1U << CAN_F5R2_FB25_Pos) /*!< 0x02000000 */
4632 #define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk /*!<Filter bit 25 */
4633 #define CAN_F5R2_FB26_Pos (26U)
4634 #define CAN_F5R2_FB26_Msk (0x1U << CAN_F5R2_FB26_Pos) /*!< 0x04000000 */
4635 #define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk /*!<Filter bit 26 */
4636 #define CAN_F5R2_FB27_Pos (27U)
4637 #define CAN_F5R2_FB27_Msk (0x1U << CAN_F5R2_FB27_Pos) /*!< 0x08000000 */
4638 #define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk /*!<Filter bit 27 */
4639 #define CAN_F5R2_FB28_Pos (28U)
4640 #define CAN_F5R2_FB28_Msk (0x1U << CAN_F5R2_FB28_Pos) /*!< 0x10000000 */
4641 #define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk /*!<Filter bit 28 */
4642 #define CAN_F5R2_FB29_Pos (29U)
4643 #define CAN_F5R2_FB29_Msk (0x1U << CAN_F5R2_FB29_Pos) /*!< 0x20000000 */
4644 #define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk /*!<Filter bit 29 */
4645 #define CAN_F5R2_FB30_Pos (30U)
4646 #define CAN_F5R2_FB30_Msk (0x1U << CAN_F5R2_FB30_Pos) /*!< 0x40000000 */
4647 #define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk /*!<Filter bit 30 */
4648 #define CAN_F5R2_FB31_Pos (31U)
4649 #define CAN_F5R2_FB31_Msk (0x1U << CAN_F5R2_FB31_Pos) /*!< 0x80000000 */
4650 #define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk /*!<Filter bit 31 */
4651
4652 /******************* Bit definition for CAN_F6R2 register *******************/
4653 #define CAN_F6R2_FB0_Pos (0U)
4654 #define CAN_F6R2_FB0_Msk (0x1U << CAN_F6R2_FB0_Pos) /*!< 0x00000001 */
4655 #define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk /*!<Filter bit 0 */
4656 #define CAN_F6R2_FB1_Pos (1U)
4657 #define CAN_F6R2_FB1_Msk (0x1U << CAN_F6R2_FB1_Pos) /*!< 0x00000002 */
4658 #define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk /*!<Filter bit 1 */
4659 #define CAN_F6R2_FB2_Pos (2U)
4660 #define CAN_F6R2_FB2_Msk (0x1U << CAN_F6R2_FB2_Pos) /*!< 0x00000004 */
4661 #define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk /*!<Filter bit 2 */
4662 #define CAN_F6R2_FB3_Pos (3U)
4663 #define CAN_F6R2_FB3_Msk (0x1U << CAN_F6R2_FB3_Pos) /*!< 0x00000008 */
4664 #define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk /*!<Filter bit 3 */
4665 #define CAN_F6R2_FB4_Pos (4U)
4666 #define CAN_F6R2_FB4_Msk (0x1U << CAN_F6R2_FB4_Pos) /*!< 0x00000010 */
4667 #define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk /*!<Filter bit 4 */
4668 #define CAN_F6R2_FB5_Pos (5U)
4669 #define CAN_F6R2_FB5_Msk (0x1U << CAN_F6R2_FB5_Pos) /*!< 0x00000020 */
4670 #define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk /*!<Filter bit 5 */
4671 #define CAN_F6R2_FB6_Pos (6U)
4672 #define CAN_F6R2_FB6_Msk (0x1U << CAN_F6R2_FB6_Pos) /*!< 0x00000040 */
4673 #define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk /*!<Filter bit 6 */
4674 #define CAN_F6R2_FB7_Pos (7U)
4675 #define CAN_F6R2_FB7_Msk (0x1U << CAN_F6R2_FB7_Pos) /*!< 0x00000080 */
4676 #define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk /*!<Filter bit 7 */
4677 #define CAN_F6R2_FB8_Pos (8U)
4678 #define CAN_F6R2_FB8_Msk (0x1U << CAN_F6R2_FB8_Pos) /*!< 0x00000100 */
4679 #define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk /*!<Filter bit 8 */
4680 #define CAN_F6R2_FB9_Pos (9U)
4681 #define CAN_F6R2_FB9_Msk (0x1U << CAN_F6R2_FB9_Pos) /*!< 0x00000200 */
4682 #define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk /*!<Filter bit 9 */
4683 #define CAN_F6R2_FB10_Pos (10U)
4684 #define CAN_F6R2_FB10_Msk (0x1U << CAN_F6R2_FB10_Pos) /*!< 0x00000400 */
4685 #define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk /*!<Filter bit 10 */
4686 #define CAN_F6R2_FB11_Pos (11U)
4687 #define CAN_F6R2_FB11_Msk (0x1U << CAN_F6R2_FB11_Pos) /*!< 0x00000800 */
4688 #define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk /*!<Filter bit 11 */
4689 #define CAN_F6R2_FB12_Pos (12U)
4690 #define CAN_F6R2_FB12_Msk (0x1U << CAN_F6R2_FB12_Pos) /*!< 0x00001000 */
4691 #define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk /*!<Filter bit 12 */
4692 #define CAN_F6R2_FB13_Pos (13U)
4693 #define CAN_F6R2_FB13_Msk (0x1U << CAN_F6R2_FB13_Pos) /*!< 0x00002000 */
4694 #define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk /*!<Filter bit 13 */
4695 #define CAN_F6R2_FB14_Pos (14U)
4696 #define CAN_F6R2_FB14_Msk (0x1U << CAN_F6R2_FB14_Pos) /*!< 0x00004000 */
4697 #define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk /*!<Filter bit 14 */
4698 #define CAN_F6R2_FB15_Pos (15U)
4699 #define CAN_F6R2_FB15_Msk (0x1U << CAN_F6R2_FB15_Pos) /*!< 0x00008000 */
4700 #define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk /*!<Filter bit 15 */
4701 #define CAN_F6R2_FB16_Pos (16U)
4702 #define CAN_F6R2_FB16_Msk (0x1U << CAN_F6R2_FB16_Pos) /*!< 0x00010000 */
4703 #define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk /*!<Filter bit 16 */
4704 #define CAN_F6R2_FB17_Pos (17U)
4705 #define CAN_F6R2_FB17_Msk (0x1U << CAN_F6R2_FB17_Pos) /*!< 0x00020000 */
4706 #define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk /*!<Filter bit 17 */
4707 #define CAN_F6R2_FB18_Pos (18U)
4708 #define CAN_F6R2_FB18_Msk (0x1U << CAN_F6R2_FB18_Pos) /*!< 0x00040000 */
4709 #define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk /*!<Filter bit 18 */
4710 #define CAN_F6R2_FB19_Pos (19U)
4711 #define CAN_F6R2_FB19_Msk (0x1U << CAN_F6R2_FB19_Pos) /*!< 0x00080000 */
4712 #define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk /*!<Filter bit 19 */
4713 #define CAN_F6R2_FB20_Pos (20U)
4714 #define CAN_F6R2_FB20_Msk (0x1U << CAN_F6R2_FB20_Pos) /*!< 0x00100000 */
4715 #define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk /*!<Filter bit 20 */
4716 #define CAN_F6R2_FB21_Pos (21U)
4717 #define CAN_F6R2_FB21_Msk (0x1U << CAN_F6R2_FB21_Pos) /*!< 0x00200000 */
4718 #define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk /*!<Filter bit 21 */
4719 #define CAN_F6R2_FB22_Pos (22U)
4720 #define CAN_F6R2_FB22_Msk (0x1U << CAN_F6R2_FB22_Pos) /*!< 0x00400000 */
4721 #define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk /*!<Filter bit 22 */
4722 #define CAN_F6R2_FB23_Pos (23U)
4723 #define CAN_F6R2_FB23_Msk (0x1U << CAN_F6R2_FB23_Pos) /*!< 0x00800000 */
4724 #define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk /*!<Filter bit 23 */
4725 #define CAN_F6R2_FB24_Pos (24U)
4726 #define CAN_F6R2_FB24_Msk (0x1U << CAN_F6R2_FB24_Pos) /*!< 0x01000000 */
4727 #define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk /*!<Filter bit 24 */
4728 #define CAN_F6R2_FB25_Pos (25U)
4729 #define CAN_F6R2_FB25_Msk (0x1U << CAN_F6R2_FB25_Pos) /*!< 0x02000000 */
4730 #define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk /*!<Filter bit 25 */
4731 #define CAN_F6R2_FB26_Pos (26U)
4732 #define CAN_F6R2_FB26_Msk (0x1U << CAN_F6R2_FB26_Pos) /*!< 0x04000000 */
4733 #define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk /*!<Filter bit 26 */
4734 #define CAN_F6R2_FB27_Pos (27U)
4735 #define CAN_F6R2_FB27_Msk (0x1U << CAN_F6R2_FB27_Pos) /*!< 0x08000000 */
4736 #define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk /*!<Filter bit 27 */
4737 #define CAN_F6R2_FB28_Pos (28U)
4738 #define CAN_F6R2_FB28_Msk (0x1U << CAN_F6R2_FB28_Pos) /*!< 0x10000000 */
4739 #define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk /*!<Filter bit 28 */
4740 #define CAN_F6R2_FB29_Pos (29U)
4741 #define CAN_F6R2_FB29_Msk (0x1U << CAN_F6R2_FB29_Pos) /*!< 0x20000000 */
4742 #define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk /*!<Filter bit 29 */
4743 #define CAN_F6R2_FB30_Pos (30U)
4744 #define CAN_F6R2_FB30_Msk (0x1U << CAN_F6R2_FB30_Pos) /*!< 0x40000000 */
4745 #define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk /*!<Filter bit 30 */
4746 #define CAN_F6R2_FB31_Pos (31U)
4747 #define CAN_F6R2_FB31_Msk (0x1U << CAN_F6R2_FB31_Pos) /*!< 0x80000000 */
4748 #define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk /*!<Filter bit 31 */
4749
4750 /******************* Bit definition for CAN_F7R2 register *******************/
4751 #define CAN_F7R2_FB0_Pos (0U)
4752 #define CAN_F7R2_FB0_Msk (0x1U << CAN_F7R2_FB0_Pos) /*!< 0x00000001 */
4753 #define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk /*!<Filter bit 0 */
4754 #define CAN_F7R2_FB1_Pos (1U)
4755 #define CAN_F7R2_FB1_Msk (0x1U << CAN_F7R2_FB1_Pos) /*!< 0x00000002 */
4756 #define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk /*!<Filter bit 1 */
4757 #define CAN_F7R2_FB2_Pos (2U)
4758 #define CAN_F7R2_FB2_Msk (0x1U << CAN_F7R2_FB2_Pos) /*!< 0x00000004 */
4759 #define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk /*!<Filter bit 2 */
4760 #define CAN_F7R2_FB3_Pos (3U)
4761 #define CAN_F7R2_FB3_Msk (0x1U << CAN_F7R2_FB3_Pos) /*!< 0x00000008 */
4762 #define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk /*!<Filter bit 3 */
4763 #define CAN_F7R2_FB4_Pos (4U)
4764 #define CAN_F7R2_FB4_Msk (0x1U << CAN_F7R2_FB4_Pos) /*!< 0x00000010 */
4765 #define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk /*!<Filter bit 4 */
4766 #define CAN_F7R2_FB5_Pos (5U)
4767 #define CAN_F7R2_FB5_Msk (0x1U << CAN_F7R2_FB5_Pos) /*!< 0x00000020 */
4768 #define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk /*!<Filter bit 5 */
4769 #define CAN_F7R2_FB6_Pos (6U)
4770 #define CAN_F7R2_FB6_Msk (0x1U << CAN_F7R2_FB6_Pos) /*!< 0x00000040 */
4771 #define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk /*!<Filter bit 6 */
4772 #define CAN_F7R2_FB7_Pos (7U)
4773 #define CAN_F7R2_FB7_Msk (0x1U << CAN_F7R2_FB7_Pos) /*!< 0x00000080 */
4774 #define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk /*!<Filter bit 7 */
4775 #define CAN_F7R2_FB8_Pos (8U)
4776 #define CAN_F7R2_FB8_Msk (0x1U << CAN_F7R2_FB8_Pos) /*!< 0x00000100 */
4777 #define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk /*!<Filter bit 8 */
4778 #define CAN_F7R2_FB9_Pos (9U)
4779 #define CAN_F7R2_FB9_Msk (0x1U << CAN_F7R2_FB9_Pos) /*!< 0x00000200 */
4780 #define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk /*!<Filter bit 9 */
4781 #define CAN_F7R2_FB10_Pos (10U)
4782 #define CAN_F7R2_FB10_Msk (0x1U << CAN_F7R2_FB10_Pos) /*!< 0x00000400 */
4783 #define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk /*!<Filter bit 10 */
4784 #define CAN_F7R2_FB11_Pos (11U)
4785 #define CAN_F7R2_FB11_Msk (0x1U << CAN_F7R2_FB11_Pos) /*!< 0x00000800 */
4786 #define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk /*!<Filter bit 11 */
4787 #define CAN_F7R2_FB12_Pos (12U)
4788 #define CAN_F7R2_FB12_Msk (0x1U << CAN_F7R2_FB12_Pos) /*!< 0x00001000 */
4789 #define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk /*!<Filter bit 12 */
4790 #define CAN_F7R2_FB13_Pos (13U)
4791 #define CAN_F7R2_FB13_Msk (0x1U << CAN_F7R2_FB13_Pos) /*!< 0x00002000 */
4792 #define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk /*!<Filter bit 13 */
4793 #define CAN_F7R2_FB14_Pos (14U)
4794 #define CAN_F7R2_FB14_Msk (0x1U << CAN_F7R2_FB14_Pos) /*!< 0x00004000 */
4795 #define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk /*!<Filter bit 14 */
4796 #define CAN_F7R2_FB15_Pos (15U)
4797 #define CAN_F7R2_FB15_Msk (0x1U << CAN_F7R2_FB15_Pos) /*!< 0x00008000 */
4798 #define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk /*!<Filter bit 15 */
4799 #define CAN_F7R2_FB16_Pos (16U)
4800 #define CAN_F7R2_FB16_Msk (0x1U << CAN_F7R2_FB16_Pos) /*!< 0x00010000 */
4801 #define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk /*!<Filter bit 16 */
4802 #define CAN_F7R2_FB17_Pos (17U)
4803 #define CAN_F7R2_FB17_Msk (0x1U << CAN_F7R2_FB17_Pos) /*!< 0x00020000 */
4804 #define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk /*!<Filter bit 17 */
4805 #define CAN_F7R2_FB18_Pos (18U)
4806 #define CAN_F7R2_FB18_Msk (0x1U << CAN_F7R2_FB18_Pos) /*!< 0x00040000 */
4807 #define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk /*!<Filter bit 18 */
4808 #define CAN_F7R2_FB19_Pos (19U)
4809 #define CAN_F7R2_FB19_Msk (0x1U << CAN_F7R2_FB19_Pos) /*!< 0x00080000 */
4810 #define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk /*!<Filter bit 19 */
4811 #define CAN_F7R2_FB20_Pos (20U)
4812 #define CAN_F7R2_FB20_Msk (0x1U << CAN_F7R2_FB20_Pos) /*!< 0x00100000 */
4813 #define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk /*!<Filter bit 20 */
4814 #define CAN_F7R2_FB21_Pos (21U)
4815 #define CAN_F7R2_FB21_Msk (0x1U << CAN_F7R2_FB21_Pos) /*!< 0x00200000 */
4816 #define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk /*!<Filter bit 21 */
4817 #define CAN_F7R2_FB22_Pos (22U)
4818 #define CAN_F7R2_FB22_Msk (0x1U << CAN_F7R2_FB22_Pos) /*!< 0x00400000 */
4819 #define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk /*!<Filter bit 22 */
4820 #define CAN_F7R2_FB23_Pos (23U)
4821 #define CAN_F7R2_FB23_Msk (0x1U << CAN_F7R2_FB23_Pos) /*!< 0x00800000 */
4822 #define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk /*!<Filter bit 23 */
4823 #define CAN_F7R2_FB24_Pos (24U)
4824 #define CAN_F7R2_FB24_Msk (0x1U << CAN_F7R2_FB24_Pos) /*!< 0x01000000 */
4825 #define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk /*!<Filter bit 24 */
4826 #define CAN_F7R2_FB25_Pos (25U)
4827 #define CAN_F7R2_FB25_Msk (0x1U << CAN_F7R2_FB25_Pos) /*!< 0x02000000 */
4828 #define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk /*!<Filter bit 25 */
4829 #define CAN_F7R2_FB26_Pos (26U)
4830 #define CAN_F7R2_FB26_Msk (0x1U << CAN_F7R2_FB26_Pos) /*!< 0x04000000 */
4831 #define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk /*!<Filter bit 26 */
4832 #define CAN_F7R2_FB27_Pos (27U)
4833 #define CAN_F7R2_FB27_Msk (0x1U << CAN_F7R2_FB27_Pos) /*!< 0x08000000 */
4834 #define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk /*!<Filter bit 27 */
4835 #define CAN_F7R2_FB28_Pos (28U)
4836 #define CAN_F7R2_FB28_Msk (0x1U << CAN_F7R2_FB28_Pos) /*!< 0x10000000 */
4837 #define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk /*!<Filter bit 28 */
4838 #define CAN_F7R2_FB29_Pos (29U)
4839 #define CAN_F7R2_FB29_Msk (0x1U << CAN_F7R2_FB29_Pos) /*!< 0x20000000 */
4840 #define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk /*!<Filter bit 29 */
4841 #define CAN_F7R2_FB30_Pos (30U)
4842 #define CAN_F7R2_FB30_Msk (0x1U << CAN_F7R2_FB30_Pos) /*!< 0x40000000 */
4843 #define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk /*!<Filter bit 30 */
4844 #define CAN_F7R2_FB31_Pos (31U)
4845 #define CAN_F7R2_FB31_Msk (0x1U << CAN_F7R2_FB31_Pos) /*!< 0x80000000 */
4846 #define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk /*!<Filter bit 31 */
4847
4848 /******************* Bit definition for CAN_F8R2 register *******************/
4849 #define CAN_F8R2_FB0_Pos (0U)
4850 #define CAN_F8R2_FB0_Msk (0x1U << CAN_F8R2_FB0_Pos) /*!< 0x00000001 */
4851 #define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk /*!<Filter bit 0 */
4852 #define CAN_F8R2_FB1_Pos (1U)
4853 #define CAN_F8R2_FB1_Msk (0x1U << CAN_F8R2_FB1_Pos) /*!< 0x00000002 */
4854 #define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk /*!<Filter bit 1 */
4855 #define CAN_F8R2_FB2_Pos (2U)
4856 #define CAN_F8R2_FB2_Msk (0x1U << CAN_F8R2_FB2_Pos) /*!< 0x00000004 */
4857 #define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk /*!<Filter bit 2 */
4858 #define CAN_F8R2_FB3_Pos (3U)
4859 #define CAN_F8R2_FB3_Msk (0x1U << CAN_F8R2_FB3_Pos) /*!< 0x00000008 */
4860 #define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk /*!<Filter bit 3 */
4861 #define CAN_F8R2_FB4_Pos (4U)
4862 #define CAN_F8R2_FB4_Msk (0x1U << CAN_F8R2_FB4_Pos) /*!< 0x00000010 */
4863 #define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk /*!<Filter bit 4 */
4864 #define CAN_F8R2_FB5_Pos (5U)
4865 #define CAN_F8R2_FB5_Msk (0x1U << CAN_F8R2_FB5_Pos) /*!< 0x00000020 */
4866 #define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk /*!<Filter bit 5 */
4867 #define CAN_F8R2_FB6_Pos (6U)
4868 #define CAN_F8R2_FB6_Msk (0x1U << CAN_F8R2_FB6_Pos) /*!< 0x00000040 */
4869 #define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk /*!<Filter bit 6 */
4870 #define CAN_F8R2_FB7_Pos (7U)
4871 #define CAN_F8R2_FB7_Msk (0x1U << CAN_F8R2_FB7_Pos) /*!< 0x00000080 */
4872 #define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk /*!<Filter bit 7 */
4873 #define CAN_F8R2_FB8_Pos (8U)
4874 #define CAN_F8R2_FB8_Msk (0x1U << CAN_F8R2_FB8_Pos) /*!< 0x00000100 */
4875 #define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk /*!<Filter bit 8 */
4876 #define CAN_F8R2_FB9_Pos (9U)
4877 #define CAN_F8R2_FB9_Msk (0x1U << CAN_F8R2_FB9_Pos) /*!< 0x00000200 */
4878 #define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk /*!<Filter bit 9 */
4879 #define CAN_F8R2_FB10_Pos (10U)
4880 #define CAN_F8R2_FB10_Msk (0x1U << CAN_F8R2_FB10_Pos) /*!< 0x00000400 */
4881 #define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk /*!<Filter bit 10 */
4882 #define CAN_F8R2_FB11_Pos (11U)
4883 #define CAN_F8R2_FB11_Msk (0x1U << CAN_F8R2_FB11_Pos) /*!< 0x00000800 */
4884 #define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk /*!<Filter bit 11 */
4885 #define CAN_F8R2_FB12_Pos (12U)
4886 #define CAN_F8R2_FB12_Msk (0x1U << CAN_F8R2_FB12_Pos) /*!< 0x00001000 */
4887 #define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk /*!<Filter bit 12 */
4888 #define CAN_F8R2_FB13_Pos (13U)
4889 #define CAN_F8R2_FB13_Msk (0x1U << CAN_F8R2_FB13_Pos) /*!< 0x00002000 */
4890 #define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk /*!<Filter bit 13 */
4891 #define CAN_F8R2_FB14_Pos (14U)
4892 #define CAN_F8R2_FB14_Msk (0x1U << CAN_F8R2_FB14_Pos) /*!< 0x00004000 */
4893 #define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk /*!<Filter bit 14 */
4894 #define CAN_F8R2_FB15_Pos (15U)
4895 #define CAN_F8R2_FB15_Msk (0x1U << CAN_F8R2_FB15_Pos) /*!< 0x00008000 */
4896 #define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk /*!<Filter bit 15 */
4897 #define CAN_F8R2_FB16_Pos (16U)
4898 #define CAN_F8R2_FB16_Msk (0x1U << CAN_F8R2_FB16_Pos) /*!< 0x00010000 */
4899 #define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk /*!<Filter bit 16 */
4900 #define CAN_F8R2_FB17_Pos (17U)
4901 #define CAN_F8R2_FB17_Msk (0x1U << CAN_F8R2_FB17_Pos) /*!< 0x00020000 */
4902 #define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk /*!<Filter bit 17 */
4903 #define CAN_F8R2_FB18_Pos (18U)
4904 #define CAN_F8R2_FB18_Msk (0x1U << CAN_F8R2_FB18_Pos) /*!< 0x00040000 */
4905 #define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk /*!<Filter bit 18 */
4906 #define CAN_F8R2_FB19_Pos (19U)
4907 #define CAN_F8R2_FB19_Msk (0x1U << CAN_F8R2_FB19_Pos) /*!< 0x00080000 */
4908 #define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk /*!<Filter bit 19 */
4909 #define CAN_F8R2_FB20_Pos (20U)
4910 #define CAN_F8R2_FB20_Msk (0x1U << CAN_F8R2_FB20_Pos) /*!< 0x00100000 */
4911 #define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk /*!<Filter bit 20 */
4912 #define CAN_F8R2_FB21_Pos (21U)
4913 #define CAN_F8R2_FB21_Msk (0x1U << CAN_F8R2_FB21_Pos) /*!< 0x00200000 */
4914 #define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk /*!<Filter bit 21 */
4915 #define CAN_F8R2_FB22_Pos (22U)
4916 #define CAN_F8R2_FB22_Msk (0x1U << CAN_F8R2_FB22_Pos) /*!< 0x00400000 */
4917 #define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk /*!<Filter bit 22 */
4918 #define CAN_F8R2_FB23_Pos (23U)
4919 #define CAN_F8R2_FB23_Msk (0x1U << CAN_F8R2_FB23_Pos) /*!< 0x00800000 */
4920 #define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk /*!<Filter bit 23 */
4921 #define CAN_F8R2_FB24_Pos (24U)
4922 #define CAN_F8R2_FB24_Msk (0x1U << CAN_F8R2_FB24_Pos) /*!< 0x01000000 */
4923 #define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk /*!<Filter bit 24 */
4924 #define CAN_F8R2_FB25_Pos (25U)
4925 #define CAN_F8R2_FB25_Msk (0x1U << CAN_F8R2_FB25_Pos) /*!< 0x02000000 */
4926 #define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk /*!<Filter bit 25 */
4927 #define CAN_F8R2_FB26_Pos (26U)
4928 #define CAN_F8R2_FB26_Msk (0x1U << CAN_F8R2_FB26_Pos) /*!< 0x04000000 */
4929 #define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk /*!<Filter bit 26 */
4930 #define CAN_F8R2_FB27_Pos (27U)
4931 #define CAN_F8R2_FB27_Msk (0x1U << CAN_F8R2_FB27_Pos) /*!< 0x08000000 */
4932 #define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk /*!<Filter bit 27 */
4933 #define CAN_F8R2_FB28_Pos (28U)
4934 #define CAN_F8R2_FB28_Msk (0x1U << CAN_F8R2_FB28_Pos) /*!< 0x10000000 */
4935 #define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk /*!<Filter bit 28 */
4936 #define CAN_F8R2_FB29_Pos (29U)
4937 #define CAN_F8R2_FB29_Msk (0x1U << CAN_F8R2_FB29_Pos) /*!< 0x20000000 */
4938 #define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk /*!<Filter bit 29 */
4939 #define CAN_F8R2_FB30_Pos (30U)
4940 #define CAN_F8R2_FB30_Msk (0x1U << CAN_F8R2_FB30_Pos) /*!< 0x40000000 */
4941 #define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk /*!<Filter bit 30 */
4942 #define CAN_F8R2_FB31_Pos (31U)
4943 #define CAN_F8R2_FB31_Msk (0x1U << CAN_F8R2_FB31_Pos) /*!< 0x80000000 */
4944 #define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk /*!<Filter bit 31 */
4945
4946 /******************* Bit definition for CAN_F9R2 register *******************/
4947 #define CAN_F9R2_FB0_Pos (0U)
4948 #define CAN_F9R2_FB0_Msk (0x1U << CAN_F9R2_FB0_Pos) /*!< 0x00000001 */
4949 #define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk /*!<Filter bit 0 */
4950 #define CAN_F9R2_FB1_Pos (1U)
4951 #define CAN_F9R2_FB1_Msk (0x1U << CAN_F9R2_FB1_Pos) /*!< 0x00000002 */
4952 #define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk /*!<Filter bit 1 */
4953 #define CAN_F9R2_FB2_Pos (2U)
4954 #define CAN_F9R2_FB2_Msk (0x1U << CAN_F9R2_FB2_Pos) /*!< 0x00000004 */
4955 #define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk /*!<Filter bit 2 */
4956 #define CAN_F9R2_FB3_Pos (3U)
4957 #define CAN_F9R2_FB3_Msk (0x1U << CAN_F9R2_FB3_Pos) /*!< 0x00000008 */
4958 #define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk /*!<Filter bit 3 */
4959 #define CAN_F9R2_FB4_Pos (4U)
4960 #define CAN_F9R2_FB4_Msk (0x1U << CAN_F9R2_FB4_Pos) /*!< 0x00000010 */
4961 #define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk /*!<Filter bit 4 */
4962 #define CAN_F9R2_FB5_Pos (5U)
4963 #define CAN_F9R2_FB5_Msk (0x1U << CAN_F9R2_FB5_Pos) /*!< 0x00000020 */
4964 #define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk /*!<Filter bit 5 */
4965 #define CAN_F9R2_FB6_Pos (6U)
4966 #define CAN_F9R2_FB6_Msk (0x1U << CAN_F9R2_FB6_Pos) /*!< 0x00000040 */
4967 #define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk /*!<Filter bit 6 */
4968 #define CAN_F9R2_FB7_Pos (7U)
4969 #define CAN_F9R2_FB7_Msk (0x1U << CAN_F9R2_FB7_Pos) /*!< 0x00000080 */
4970 #define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk /*!<Filter bit 7 */
4971 #define CAN_F9R2_FB8_Pos (8U)
4972 #define CAN_F9R2_FB8_Msk (0x1U << CAN_F9R2_FB8_Pos) /*!< 0x00000100 */
4973 #define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk /*!<Filter bit 8 */
4974 #define CAN_F9R2_FB9_Pos (9U)
4975 #define CAN_F9R2_FB9_Msk (0x1U << CAN_F9R2_FB9_Pos) /*!< 0x00000200 */
4976 #define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk /*!<Filter bit 9 */
4977 #define CAN_F9R2_FB10_Pos (10U)
4978 #define CAN_F9R2_FB10_Msk (0x1U << CAN_F9R2_FB10_Pos) /*!< 0x00000400 */
4979 #define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk /*!<Filter bit 10 */
4980 #define CAN_F9R2_FB11_Pos (11U)
4981 #define CAN_F9R2_FB11_Msk (0x1U << CAN_F9R2_FB11_Pos) /*!< 0x00000800 */
4982 #define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk /*!<Filter bit 11 */
4983 #define CAN_F9R2_FB12_Pos (12U)
4984 #define CAN_F9R2_FB12_Msk (0x1U << CAN_F9R2_FB12_Pos) /*!< 0x00001000 */
4985 #define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk /*!<Filter bit 12 */
4986 #define CAN_F9R2_FB13_Pos (13U)
4987 #define CAN_F9R2_FB13_Msk (0x1U << CAN_F9R2_FB13_Pos) /*!< 0x00002000 */
4988 #define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk /*!<Filter bit 13 */
4989 #define CAN_F9R2_FB14_Pos (14U)
4990 #define CAN_F9R2_FB14_Msk (0x1U << CAN_F9R2_FB14_Pos) /*!< 0x00004000 */
4991 #define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk /*!<Filter bit 14 */
4992 #define CAN_F9R2_FB15_Pos (15U)
4993 #define CAN_F9R2_FB15_Msk (0x1U << CAN_F9R2_FB15_Pos) /*!< 0x00008000 */
4994 #define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk /*!<Filter bit 15 */
4995 #define CAN_F9R2_FB16_Pos (16U)
4996 #define CAN_F9R2_FB16_Msk (0x1U << CAN_F9R2_FB16_Pos) /*!< 0x00010000 */
4997 #define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk /*!<Filter bit 16 */
4998 #define CAN_F9R2_FB17_Pos (17U)
4999 #define CAN_F9R2_FB17_Msk (0x1U << CAN_F9R2_FB17_Pos) /*!< 0x00020000 */
5000 #define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk /*!<Filter bit 17 */
5001 #define CAN_F9R2_FB18_Pos (18U)
5002 #define CAN_F9R2_FB18_Msk (0x1U << CAN_F9R2_FB18_Pos) /*!< 0x00040000 */
5003 #define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk /*!<Filter bit 18 */
5004 #define CAN_F9R2_FB19_Pos (19U)
5005 #define CAN_F9R2_FB19_Msk (0x1U << CAN_F9R2_FB19_Pos) /*!< 0x00080000 */
5006 #define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk /*!<Filter bit 19 */
5007 #define CAN_F9R2_FB20_Pos (20U)
5008 #define CAN_F9R2_FB20_Msk (0x1U << CAN_F9R2_FB20_Pos) /*!< 0x00100000 */
5009 #define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk /*!<Filter bit 20 */
5010 #define CAN_F9R2_FB21_Pos (21U)
5011 #define CAN_F9R2_FB21_Msk (0x1U << CAN_F9R2_FB21_Pos) /*!< 0x00200000 */
5012 #define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk /*!<Filter bit 21 */
5013 #define CAN_F9R2_FB22_Pos (22U)
5014 #define CAN_F9R2_FB22_Msk (0x1U << CAN_F9R2_FB22_Pos) /*!< 0x00400000 */
5015 #define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk /*!<Filter bit 22 */
5016 #define CAN_F9R2_FB23_Pos (23U)
5017 #define CAN_F9R2_FB23_Msk (0x1U << CAN_F9R2_FB23_Pos) /*!< 0x00800000 */
5018 #define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk /*!<Filter bit 23 */
5019 #define CAN_F9R2_FB24_Pos (24U)
5020 #define CAN_F9R2_FB24_Msk (0x1U << CAN_F9R2_FB24_Pos) /*!< 0x01000000 */
5021 #define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk /*!<Filter bit 24 */
5022 #define CAN_F9R2_FB25_Pos (25U)
5023 #define CAN_F9R2_FB25_Msk (0x1U << CAN_F9R2_FB25_Pos) /*!< 0x02000000 */
5024 #define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk /*!<Filter bit 25 */
5025 #define CAN_F9R2_FB26_Pos (26U)
5026 #define CAN_F9R2_FB26_Msk (0x1U << CAN_F9R2_FB26_Pos) /*!< 0x04000000 */
5027 #define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk /*!<Filter bit 26 */
5028 #define CAN_F9R2_FB27_Pos (27U)
5029 #define CAN_F9R2_FB27_Msk (0x1U << CAN_F9R2_FB27_Pos) /*!< 0x08000000 */
5030 #define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk /*!<Filter bit 27 */
5031 #define CAN_F9R2_FB28_Pos (28U)
5032 #define CAN_F9R2_FB28_Msk (0x1U << CAN_F9R2_FB28_Pos) /*!< 0x10000000 */
5033 #define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk /*!<Filter bit 28 */
5034 #define CAN_F9R2_FB29_Pos (29U)
5035 #define CAN_F9R2_FB29_Msk (0x1U << CAN_F9R2_FB29_Pos) /*!< 0x20000000 */
5036 #define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk /*!<Filter bit 29 */
5037 #define CAN_F9R2_FB30_Pos (30U)
5038 #define CAN_F9R2_FB30_Msk (0x1U << CAN_F9R2_FB30_Pos) /*!< 0x40000000 */
5039 #define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk /*!<Filter bit 30 */
5040 #define CAN_F9R2_FB31_Pos (31U)
5041 #define CAN_F9R2_FB31_Msk (0x1U << CAN_F9R2_FB31_Pos) /*!< 0x80000000 */
5042 #define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk /*!<Filter bit 31 */
5043
5044 /******************* Bit definition for CAN_F10R2 register ******************/
5045 #define CAN_F10R2_FB0_Pos (0U)
5046 #define CAN_F10R2_FB0_Msk (0x1U << CAN_F10R2_FB0_Pos) /*!< 0x00000001 */
5047 #define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk /*!<Filter bit 0 */
5048 #define CAN_F10R2_FB1_Pos (1U)
5049 #define CAN_F10R2_FB1_Msk (0x1U << CAN_F10R2_FB1_Pos) /*!< 0x00000002 */
5050 #define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk /*!<Filter bit 1 */
5051 #define CAN_F10R2_FB2_Pos (2U)
5052 #define CAN_F10R2_FB2_Msk (0x1U << CAN_F10R2_FB2_Pos) /*!< 0x00000004 */
5053 #define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk /*!<Filter bit 2 */
5054 #define CAN_F10R2_FB3_Pos (3U)
5055 #define CAN_F10R2_FB3_Msk (0x1U << CAN_F10R2_FB3_Pos) /*!< 0x00000008 */
5056 #define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk /*!<Filter bit 3 */
5057 #define CAN_F10R2_FB4_Pos (4U)
5058 #define CAN_F10R2_FB4_Msk (0x1U << CAN_F10R2_FB4_Pos) /*!< 0x00000010 */
5059 #define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk /*!<Filter bit 4 */
5060 #define CAN_F10R2_FB5_Pos (5U)
5061 #define CAN_F10R2_FB5_Msk (0x1U << CAN_F10R2_FB5_Pos) /*!< 0x00000020 */
5062 #define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk /*!<Filter bit 5 */
5063 #define CAN_F10R2_FB6_Pos (6U)
5064 #define CAN_F10R2_FB6_Msk (0x1U << CAN_F10R2_FB6_Pos) /*!< 0x00000040 */
5065 #define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk /*!<Filter bit 6 */
5066 #define CAN_F10R2_FB7_Pos (7U)
5067 #define CAN_F10R2_FB7_Msk (0x1U << CAN_F10R2_FB7_Pos) /*!< 0x00000080 */
5068 #define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk /*!<Filter bit 7 */
5069 #define CAN_F10R2_FB8_Pos (8U)
5070 #define CAN_F10R2_FB8_Msk (0x1U << CAN_F10R2_FB8_Pos) /*!< 0x00000100 */
5071 #define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk /*!<Filter bit 8 */
5072 #define CAN_F10R2_FB9_Pos (9U)
5073 #define CAN_F10R2_FB9_Msk (0x1U << CAN_F10R2_FB9_Pos) /*!< 0x00000200 */
5074 #define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk /*!<Filter bit 9 */
5075 #define CAN_F10R2_FB10_Pos (10U)
5076 #define CAN_F10R2_FB10_Msk (0x1U << CAN_F10R2_FB10_Pos) /*!< 0x00000400 */
5077 #define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk /*!<Filter bit 10 */
5078 #define CAN_F10R2_FB11_Pos (11U)
5079 #define CAN_F10R2_FB11_Msk (0x1U << CAN_F10R2_FB11_Pos) /*!< 0x00000800 */
5080 #define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk /*!<Filter bit 11 */
5081 #define CAN_F10R2_FB12_Pos (12U)
5082 #define CAN_F10R2_FB12_Msk (0x1U << CAN_F10R2_FB12_Pos) /*!< 0x00001000 */
5083 #define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk /*!<Filter bit 12 */
5084 #define CAN_F10R2_FB13_Pos (13U)
5085 #define CAN_F10R2_FB13_Msk (0x1U << CAN_F10R2_FB13_Pos) /*!< 0x00002000 */
5086 #define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk /*!<Filter bit 13 */
5087 #define CAN_F10R2_FB14_Pos (14U)
5088 #define CAN_F10R2_FB14_Msk (0x1U << CAN_F10R2_FB14_Pos) /*!< 0x00004000 */
5089 #define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk /*!<Filter bit 14 */
5090 #define CAN_F10R2_FB15_Pos (15U)
5091 #define CAN_F10R2_FB15_Msk (0x1U << CAN_F10R2_FB15_Pos) /*!< 0x00008000 */
5092 #define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk /*!<Filter bit 15 */
5093 #define CAN_F10R2_FB16_Pos (16U)
5094 #define CAN_F10R2_FB16_Msk (0x1U << CAN_F10R2_FB16_Pos) /*!< 0x00010000 */
5095 #define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk /*!<Filter bit 16 */
5096 #define CAN_F10R2_FB17_Pos (17U)
5097 #define CAN_F10R2_FB17_Msk (0x1U << CAN_F10R2_FB17_Pos) /*!< 0x00020000 */
5098 #define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk /*!<Filter bit 17 */
5099 #define CAN_F10R2_FB18_Pos (18U)
5100 #define CAN_F10R2_FB18_Msk (0x1U << CAN_F10R2_FB18_Pos) /*!< 0x00040000 */
5101 #define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk /*!<Filter bit 18 */
5102 #define CAN_F10R2_FB19_Pos (19U)
5103 #define CAN_F10R2_FB19_Msk (0x1U << CAN_F10R2_FB19_Pos) /*!< 0x00080000 */
5104 #define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk /*!<Filter bit 19 */
5105 #define CAN_F10R2_FB20_Pos (20U)
5106 #define CAN_F10R2_FB20_Msk (0x1U << CAN_F10R2_FB20_Pos) /*!< 0x00100000 */
5107 #define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk /*!<Filter bit 20 */
5108 #define CAN_F10R2_FB21_Pos (21U)
5109 #define CAN_F10R2_FB21_Msk (0x1U << CAN_F10R2_FB21_Pos) /*!< 0x00200000 */
5110 #define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk /*!<Filter bit 21 */
5111 #define CAN_F10R2_FB22_Pos (22U)
5112 #define CAN_F10R2_FB22_Msk (0x1U << CAN_F10R2_FB22_Pos) /*!< 0x00400000 */
5113 #define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk /*!<Filter bit 22 */
5114 #define CAN_F10R2_FB23_Pos (23U)
5115 #define CAN_F10R2_FB23_Msk (0x1U << CAN_F10R2_FB23_Pos) /*!< 0x00800000 */
5116 #define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk /*!<Filter bit 23 */
5117 #define CAN_F10R2_FB24_Pos (24U)
5118 #define CAN_F10R2_FB24_Msk (0x1U << CAN_F10R2_FB24_Pos) /*!< 0x01000000 */
5119 #define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk /*!<Filter bit 24 */
5120 #define CAN_F10R2_FB25_Pos (25U)
5121 #define CAN_F10R2_FB25_Msk (0x1U << CAN_F10R2_FB25_Pos) /*!< 0x02000000 */
5122 #define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk /*!<Filter bit 25 */
5123 #define CAN_F10R2_FB26_Pos (26U)
5124 #define CAN_F10R2_FB26_Msk (0x1U << CAN_F10R2_FB26_Pos) /*!< 0x04000000 */
5125 #define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk /*!<Filter bit 26 */
5126 #define CAN_F10R2_FB27_Pos (27U)
5127 #define CAN_F10R2_FB27_Msk (0x1U << CAN_F10R2_FB27_Pos) /*!< 0x08000000 */
5128 #define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk /*!<Filter bit 27 */
5129 #define CAN_F10R2_FB28_Pos (28U)
5130 #define CAN_F10R2_FB28_Msk (0x1U << CAN_F10R2_FB28_Pos) /*!< 0x10000000 */
5131 #define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk /*!<Filter bit 28 */
5132 #define CAN_F10R2_FB29_Pos (29U)
5133 #define CAN_F10R2_FB29_Msk (0x1U << CAN_F10R2_FB29_Pos) /*!< 0x20000000 */
5134 #define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk /*!<Filter bit 29 */
5135 #define CAN_F10R2_FB30_Pos (30U)
5136 #define CAN_F10R2_FB30_Msk (0x1U << CAN_F10R2_FB30_Pos) /*!< 0x40000000 */
5137 #define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk /*!<Filter bit 30 */
5138 #define CAN_F10R2_FB31_Pos (31U)
5139 #define CAN_F10R2_FB31_Msk (0x1U << CAN_F10R2_FB31_Pos) /*!< 0x80000000 */
5140 #define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk /*!<Filter bit 31 */
5141
5142 /******************* Bit definition for CAN_F11R2 register ******************/
5143 #define CAN_F11R2_FB0_Pos (0U)
5144 #define CAN_F11R2_FB0_Msk (0x1U << CAN_F11R2_FB0_Pos) /*!< 0x00000001 */
5145 #define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk /*!<Filter bit 0 */
5146 #define CAN_F11R2_FB1_Pos (1U)
5147 #define CAN_F11R2_FB1_Msk (0x1U << CAN_F11R2_FB1_Pos) /*!< 0x00000002 */
5148 #define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk /*!<Filter bit 1 */
5149 #define CAN_F11R2_FB2_Pos (2U)
5150 #define CAN_F11R2_FB2_Msk (0x1U << CAN_F11R2_FB2_Pos) /*!< 0x00000004 */
5151 #define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk /*!<Filter bit 2 */
5152 #define CAN_F11R2_FB3_Pos (3U)
5153 #define CAN_F11R2_FB3_Msk (0x1U << CAN_F11R2_FB3_Pos) /*!< 0x00000008 */
5154 #define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk /*!<Filter bit 3 */
5155 #define CAN_F11R2_FB4_Pos (4U)
5156 #define CAN_F11R2_FB4_Msk (0x1U << CAN_F11R2_FB4_Pos) /*!< 0x00000010 */
5157 #define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk /*!<Filter bit 4 */
5158 #define CAN_F11R2_FB5_Pos (5U)
5159 #define CAN_F11R2_FB5_Msk (0x1U << CAN_F11R2_FB5_Pos) /*!< 0x00000020 */
5160 #define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk /*!<Filter bit 5 */
5161 #define CAN_F11R2_FB6_Pos (6U)
5162 #define CAN_F11R2_FB6_Msk (0x1U << CAN_F11R2_FB6_Pos) /*!< 0x00000040 */
5163 #define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk /*!<Filter bit 6 */
5164 #define CAN_F11R2_FB7_Pos (7U)
5165 #define CAN_F11R2_FB7_Msk (0x1U << CAN_F11R2_FB7_Pos) /*!< 0x00000080 */
5166 #define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk /*!<Filter bit 7 */
5167 #define CAN_F11R2_FB8_Pos (8U)
5168 #define CAN_F11R2_FB8_Msk (0x1U << CAN_F11R2_FB8_Pos) /*!< 0x00000100 */
5169 #define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk /*!<Filter bit 8 */
5170 #define CAN_F11R2_FB9_Pos (9U)
5171 #define CAN_F11R2_FB9_Msk (0x1U << CAN_F11R2_FB9_Pos) /*!< 0x00000200 */
5172 #define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk /*!<Filter bit 9 */
5173 #define CAN_F11R2_FB10_Pos (10U)
5174 #define CAN_F11R2_FB10_Msk (0x1U << CAN_F11R2_FB10_Pos) /*!< 0x00000400 */
5175 #define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk /*!<Filter bit 10 */
5176 #define CAN_F11R2_FB11_Pos (11U)
5177 #define CAN_F11R2_FB11_Msk (0x1U << CAN_F11R2_FB11_Pos) /*!< 0x00000800 */
5178 #define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk /*!<Filter bit 11 */
5179 #define CAN_F11R2_FB12_Pos (12U)
5180 #define CAN_F11R2_FB12_Msk (0x1U << CAN_F11R2_FB12_Pos) /*!< 0x00001000 */
5181 #define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk /*!<Filter bit 12 */
5182 #define CAN_F11R2_FB13_Pos (13U)
5183 #define CAN_F11R2_FB13_Msk (0x1U << CAN_F11R2_FB13_Pos) /*!< 0x00002000 */
5184 #define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk /*!<Filter bit 13 */
5185 #define CAN_F11R2_FB14_Pos (14U)
5186 #define CAN_F11R2_FB14_Msk (0x1U << CAN_F11R2_FB14_Pos) /*!< 0x00004000 */
5187 #define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk /*!<Filter bit 14 */
5188 #define CAN_F11R2_FB15_Pos (15U)
5189 #define CAN_F11R2_FB15_Msk (0x1U << CAN_F11R2_FB15_Pos) /*!< 0x00008000 */
5190 #define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk /*!<Filter bit 15 */
5191 #define CAN_F11R2_FB16_Pos (16U)
5192 #define CAN_F11R2_FB16_Msk (0x1U << CAN_F11R2_FB16_Pos) /*!< 0x00010000 */
5193 #define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk /*!<Filter bit 16 */
5194 #define CAN_F11R2_FB17_Pos (17U)
5195 #define CAN_F11R2_FB17_Msk (0x1U << CAN_F11R2_FB17_Pos) /*!< 0x00020000 */
5196 #define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk /*!<Filter bit 17 */
5197 #define CAN_F11R2_FB18_Pos (18U)
5198 #define CAN_F11R2_FB18_Msk (0x1U << CAN_F11R2_FB18_Pos) /*!< 0x00040000 */
5199 #define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk /*!<Filter bit 18 */
5200 #define CAN_F11R2_FB19_Pos (19U)
5201 #define CAN_F11R2_FB19_Msk (0x1U << CAN_F11R2_FB19_Pos) /*!< 0x00080000 */
5202 #define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk /*!<Filter bit 19 */
5203 #define CAN_F11R2_FB20_Pos (20U)
5204 #define CAN_F11R2_FB20_Msk (0x1U << CAN_F11R2_FB20_Pos) /*!< 0x00100000 */
5205 #define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk /*!<Filter bit 20 */
5206 #define CAN_F11R2_FB21_Pos (21U)
5207 #define CAN_F11R2_FB21_Msk (0x1U << CAN_F11R2_FB21_Pos) /*!< 0x00200000 */
5208 #define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk /*!<Filter bit 21 */
5209 #define CAN_F11R2_FB22_Pos (22U)
5210 #define CAN_F11R2_FB22_Msk (0x1U << CAN_F11R2_FB22_Pos) /*!< 0x00400000 */
5211 #define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk /*!<Filter bit 22 */
5212 #define CAN_F11R2_FB23_Pos (23U)
5213 #define CAN_F11R2_FB23_Msk (0x1U << CAN_F11R2_FB23_Pos) /*!< 0x00800000 */
5214 #define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk /*!<Filter bit 23 */
5215 #define CAN_F11R2_FB24_Pos (24U)
5216 #define CAN_F11R2_FB24_Msk (0x1U << CAN_F11R2_FB24_Pos) /*!< 0x01000000 */
5217 #define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk /*!<Filter bit 24 */
5218 #define CAN_F11R2_FB25_Pos (25U)
5219 #define CAN_F11R2_FB25_Msk (0x1U << CAN_F11R2_FB25_Pos) /*!< 0x02000000 */
5220 #define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk /*!<Filter bit 25 */
5221 #define CAN_F11R2_FB26_Pos (26U)
5222 #define CAN_F11R2_FB26_Msk (0x1U << CAN_F11R2_FB26_Pos) /*!< 0x04000000 */
5223 #define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk /*!<Filter bit 26 */
5224 #define CAN_F11R2_FB27_Pos (27U)
5225 #define CAN_F11R2_FB27_Msk (0x1U << CAN_F11R2_FB27_Pos) /*!< 0x08000000 */
5226 #define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk /*!<Filter bit 27 */
5227 #define CAN_F11R2_FB28_Pos (28U)
5228 #define CAN_F11R2_FB28_Msk (0x1U << CAN_F11R2_FB28_Pos) /*!< 0x10000000 */
5229 #define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk /*!<Filter bit 28 */
5230 #define CAN_F11R2_FB29_Pos (29U)
5231 #define CAN_F11R2_FB29_Msk (0x1U << CAN_F11R2_FB29_Pos) /*!< 0x20000000 */
5232 #define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk /*!<Filter bit 29 */
5233 #define CAN_F11R2_FB30_Pos (30U)
5234 #define CAN_F11R2_FB30_Msk (0x1U << CAN_F11R2_FB30_Pos) /*!< 0x40000000 */
5235 #define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk /*!<Filter bit 30 */
5236 #define CAN_F11R2_FB31_Pos (31U)
5237 #define CAN_F11R2_FB31_Msk (0x1U << CAN_F11R2_FB31_Pos) /*!< 0x80000000 */
5238 #define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk /*!<Filter bit 31 */
5239
5240 /******************* Bit definition for CAN_F12R2 register ******************/
5241 #define CAN_F12R2_FB0_Pos (0U)
5242 #define CAN_F12R2_FB0_Msk (0x1U << CAN_F12R2_FB0_Pos) /*!< 0x00000001 */
5243 #define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk /*!<Filter bit 0 */
5244 #define CAN_F12R2_FB1_Pos (1U)
5245 #define CAN_F12R2_FB1_Msk (0x1U << CAN_F12R2_FB1_Pos) /*!< 0x00000002 */
5246 #define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk /*!<Filter bit 1 */
5247 #define CAN_F12R2_FB2_Pos (2U)
5248 #define CAN_F12R2_FB2_Msk (0x1U << CAN_F12R2_FB2_Pos) /*!< 0x00000004 */
5249 #define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk /*!<Filter bit 2 */
5250 #define CAN_F12R2_FB3_Pos (3U)
5251 #define CAN_F12R2_FB3_Msk (0x1U << CAN_F12R2_FB3_Pos) /*!< 0x00000008 */
5252 #define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk /*!<Filter bit 3 */
5253 #define CAN_F12R2_FB4_Pos (4U)
5254 #define CAN_F12R2_FB4_Msk (0x1U << CAN_F12R2_FB4_Pos) /*!< 0x00000010 */
5255 #define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk /*!<Filter bit 4 */
5256 #define CAN_F12R2_FB5_Pos (5U)
5257 #define CAN_F12R2_FB5_Msk (0x1U << CAN_F12R2_FB5_Pos) /*!< 0x00000020 */
5258 #define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk /*!<Filter bit 5 */
5259 #define CAN_F12R2_FB6_Pos (6U)
5260 #define CAN_F12R2_FB6_Msk (0x1U << CAN_F12R2_FB6_Pos) /*!< 0x00000040 */
5261 #define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk /*!<Filter bit 6 */
5262 #define CAN_F12R2_FB7_Pos (7U)
5263 #define CAN_F12R2_FB7_Msk (0x1U << CAN_F12R2_FB7_Pos) /*!< 0x00000080 */
5264 #define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk /*!<Filter bit 7 */
5265 #define CAN_F12R2_FB8_Pos (8U)
5266 #define CAN_F12R2_FB8_Msk (0x1U << CAN_F12R2_FB8_Pos) /*!< 0x00000100 */
5267 #define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk /*!<Filter bit 8 */
5268 #define CAN_F12R2_FB9_Pos (9U)
5269 #define CAN_F12R2_FB9_Msk (0x1U << CAN_F12R2_FB9_Pos) /*!< 0x00000200 */
5270 #define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk /*!<Filter bit 9 */
5271 #define CAN_F12R2_FB10_Pos (10U)
5272 #define CAN_F12R2_FB10_Msk (0x1U << CAN_F12R2_FB10_Pos) /*!< 0x00000400 */
5273 #define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk /*!<Filter bit 10 */
5274 #define CAN_F12R2_FB11_Pos (11U)
5275 #define CAN_F12R2_FB11_Msk (0x1U << CAN_F12R2_FB11_Pos) /*!< 0x00000800 */
5276 #define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk /*!<Filter bit 11 */
5277 #define CAN_F12R2_FB12_Pos (12U)
5278 #define CAN_F12R2_FB12_Msk (0x1U << CAN_F12R2_FB12_Pos) /*!< 0x00001000 */
5279 #define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk /*!<Filter bit 12 */
5280 #define CAN_F12R2_FB13_Pos (13U)
5281 #define CAN_F12R2_FB13_Msk (0x1U << CAN_F12R2_FB13_Pos) /*!< 0x00002000 */
5282 #define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk /*!<Filter bit 13 */
5283 #define CAN_F12R2_FB14_Pos (14U)
5284 #define CAN_F12R2_FB14_Msk (0x1U << CAN_F12R2_FB14_Pos) /*!< 0x00004000 */
5285 #define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk /*!<Filter bit 14 */
5286 #define CAN_F12R2_FB15_Pos (15U)
5287 #define CAN_F12R2_FB15_Msk (0x1U << CAN_F12R2_FB15_Pos) /*!< 0x00008000 */
5288 #define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk /*!<Filter bit 15 */
5289 #define CAN_F12R2_FB16_Pos (16U)
5290 #define CAN_F12R2_FB16_Msk (0x1U << CAN_F12R2_FB16_Pos) /*!< 0x00010000 */
5291 #define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk /*!<Filter bit 16 */
5292 #define CAN_F12R2_FB17_Pos (17U)
5293 #define CAN_F12R2_FB17_Msk (0x1U << CAN_F12R2_FB17_Pos) /*!< 0x00020000 */
5294 #define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk /*!<Filter bit 17 */
5295 #define CAN_F12R2_FB18_Pos (18U)
5296 #define CAN_F12R2_FB18_Msk (0x1U << CAN_F12R2_FB18_Pos) /*!< 0x00040000 */
5297 #define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk /*!<Filter bit 18 */
5298 #define CAN_F12R2_FB19_Pos (19U)
5299 #define CAN_F12R2_FB19_Msk (0x1U << CAN_F12R2_FB19_Pos) /*!< 0x00080000 */
5300 #define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk /*!<Filter bit 19 */
5301 #define CAN_F12R2_FB20_Pos (20U)
5302 #define CAN_F12R2_FB20_Msk (0x1U << CAN_F12R2_FB20_Pos) /*!< 0x00100000 */
5303 #define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk /*!<Filter bit 20 */
5304 #define CAN_F12R2_FB21_Pos (21U)
5305 #define CAN_F12R2_FB21_Msk (0x1U << CAN_F12R2_FB21_Pos) /*!< 0x00200000 */
5306 #define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk /*!<Filter bit 21 */
5307 #define CAN_F12R2_FB22_Pos (22U)
5308 #define CAN_F12R2_FB22_Msk (0x1U << CAN_F12R2_FB22_Pos) /*!< 0x00400000 */
5309 #define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk /*!<Filter bit 22 */
5310 #define CAN_F12R2_FB23_Pos (23U)
5311 #define CAN_F12R2_FB23_Msk (0x1U << CAN_F12R2_FB23_Pos) /*!< 0x00800000 */
5312 #define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk /*!<Filter bit 23 */
5313 #define CAN_F12R2_FB24_Pos (24U)
5314 #define CAN_F12R2_FB24_Msk (0x1U << CAN_F12R2_FB24_Pos) /*!< 0x01000000 */
5315 #define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk /*!<Filter bit 24 */
5316 #define CAN_F12R2_FB25_Pos (25U)
5317 #define CAN_F12R2_FB25_Msk (0x1U << CAN_F12R2_FB25_Pos) /*!< 0x02000000 */
5318 #define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk /*!<Filter bit 25 */
5319 #define CAN_F12R2_FB26_Pos (26U)
5320 #define CAN_F12R2_FB26_Msk (0x1U << CAN_F12R2_FB26_Pos) /*!< 0x04000000 */
5321 #define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk /*!<Filter bit 26 */
5322 #define CAN_F12R2_FB27_Pos (27U)
5323 #define CAN_F12R2_FB27_Msk (0x1U << CAN_F12R2_FB27_Pos) /*!< 0x08000000 */
5324 #define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk /*!<Filter bit 27 */
5325 #define CAN_F12R2_FB28_Pos (28U)
5326 #define CAN_F12R2_FB28_Msk (0x1U << CAN_F12R2_FB28_Pos) /*!< 0x10000000 */
5327 #define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk /*!<Filter bit 28 */
5328 #define CAN_F12R2_FB29_Pos (29U)
5329 #define CAN_F12R2_FB29_Msk (0x1U << CAN_F12R2_FB29_Pos) /*!< 0x20000000 */
5330 #define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk /*!<Filter bit 29 */
5331 #define CAN_F12R2_FB30_Pos (30U)
5332 #define CAN_F12R2_FB30_Msk (0x1U << CAN_F12R2_FB30_Pos) /*!< 0x40000000 */
5333 #define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk /*!<Filter bit 30 */
5334 #define CAN_F12R2_FB31_Pos (31U)
5335 #define CAN_F12R2_FB31_Msk (0x1U << CAN_F12R2_FB31_Pos) /*!< 0x80000000 */
5336 #define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk /*!<Filter bit 31 */
5337
5338 /******************* Bit definition for CAN_F13R2 register ******************/
5339 #define CAN_F13R2_FB0_Pos (0U)
5340 #define CAN_F13R2_FB0_Msk (0x1U << CAN_F13R2_FB0_Pos) /*!< 0x00000001 */
5341 #define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk /*!<Filter bit 0 */
5342 #define CAN_F13R2_FB1_Pos (1U)
5343 #define CAN_F13R2_FB1_Msk (0x1U << CAN_F13R2_FB1_Pos) /*!< 0x00000002 */
5344 #define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk /*!<Filter bit 1 */
5345 #define CAN_F13R2_FB2_Pos (2U)
5346 #define CAN_F13R2_FB2_Msk (0x1U << CAN_F13R2_FB2_Pos) /*!< 0x00000004 */
5347 #define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk /*!<Filter bit 2 */
5348 #define CAN_F13R2_FB3_Pos (3U)
5349 #define CAN_F13R2_FB3_Msk (0x1U << CAN_F13R2_FB3_Pos) /*!< 0x00000008 */
5350 #define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk /*!<Filter bit 3 */
5351 #define CAN_F13R2_FB4_Pos (4U)
5352 #define CAN_F13R2_FB4_Msk (0x1U << CAN_F13R2_FB4_Pos) /*!< 0x00000010 */
5353 #define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk /*!<Filter bit 4 */
5354 #define CAN_F13R2_FB5_Pos (5U)
5355 #define CAN_F13R2_FB5_Msk (0x1U << CAN_F13R2_FB5_Pos) /*!< 0x00000020 */
5356 #define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk /*!<Filter bit 5 */
5357 #define CAN_F13R2_FB6_Pos (6U)
5358 #define CAN_F13R2_FB6_Msk (0x1U << CAN_F13R2_FB6_Pos) /*!< 0x00000040 */
5359 #define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk /*!<Filter bit 6 */
5360 #define CAN_F13R2_FB7_Pos (7U)
5361 #define CAN_F13R2_FB7_Msk (0x1U << CAN_F13R2_FB7_Pos) /*!< 0x00000080 */
5362 #define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk /*!<Filter bit 7 */
5363 #define CAN_F13R2_FB8_Pos (8U)
5364 #define CAN_F13R2_FB8_Msk (0x1U << CAN_F13R2_FB8_Pos) /*!< 0x00000100 */
5365 #define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk /*!<Filter bit 8 */
5366 #define CAN_F13R2_FB9_Pos (9U)
5367 #define CAN_F13R2_FB9_Msk (0x1U << CAN_F13R2_FB9_Pos) /*!< 0x00000200 */
5368 #define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk /*!<Filter bit 9 */
5369 #define CAN_F13R2_FB10_Pos (10U)
5370 #define CAN_F13R2_FB10_Msk (0x1U << CAN_F13R2_FB10_Pos) /*!< 0x00000400 */
5371 #define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk /*!<Filter bit 10 */
5372 #define CAN_F13R2_FB11_Pos (11U)
5373 #define CAN_F13R2_FB11_Msk (0x1U << CAN_F13R2_FB11_Pos) /*!< 0x00000800 */
5374 #define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk /*!<Filter bit 11 */
5375 #define CAN_F13R2_FB12_Pos (12U)
5376 #define CAN_F13R2_FB12_Msk (0x1U << CAN_F13R2_FB12_Pos) /*!< 0x00001000 */
5377 #define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk /*!<Filter bit 12 */
5378 #define CAN_F13R2_FB13_Pos (13U)
5379 #define CAN_F13R2_FB13_Msk (0x1U << CAN_F13R2_FB13_Pos) /*!< 0x00002000 */
5380 #define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk /*!<Filter bit 13 */
5381 #define CAN_F13R2_FB14_Pos (14U)
5382 #define CAN_F13R2_FB14_Msk (0x1U << CAN_F13R2_FB14_Pos) /*!< 0x00004000 */
5383 #define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk /*!<Filter bit 14 */
5384 #define CAN_F13R2_FB15_Pos (15U)
5385 #define CAN_F13R2_FB15_Msk (0x1U << CAN_F13R2_FB15_Pos) /*!< 0x00008000 */
5386 #define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk /*!<Filter bit 15 */
5387 #define CAN_F13R2_FB16_Pos (16U)
5388 #define CAN_F13R2_FB16_Msk (0x1U << CAN_F13R2_FB16_Pos) /*!< 0x00010000 */
5389 #define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk /*!<Filter bit 16 */
5390 #define CAN_F13R2_FB17_Pos (17U)
5391 #define CAN_F13R2_FB17_Msk (0x1U << CAN_F13R2_FB17_Pos) /*!< 0x00020000 */
5392 #define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk /*!<Filter bit 17 */
5393 #define CAN_F13R2_FB18_Pos (18U)
5394 #define CAN_F13R2_FB18_Msk (0x1U << CAN_F13R2_FB18_Pos) /*!< 0x00040000 */
5395 #define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk /*!<Filter bit 18 */
5396 #define CAN_F13R2_FB19_Pos (19U)
5397 #define CAN_F13R2_FB19_Msk (0x1U << CAN_F13R2_FB19_Pos) /*!< 0x00080000 */
5398 #define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk /*!<Filter bit 19 */
5399 #define CAN_F13R2_FB20_Pos (20U)
5400 #define CAN_F13R2_FB20_Msk (0x1U << CAN_F13R2_FB20_Pos) /*!< 0x00100000 */
5401 #define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk /*!<Filter bit 20 */
5402 #define CAN_F13R2_FB21_Pos (21U)
5403 #define CAN_F13R2_FB21_Msk (0x1U << CAN_F13R2_FB21_Pos) /*!< 0x00200000 */
5404 #define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk /*!<Filter bit 21 */
5405 #define CAN_F13R2_FB22_Pos (22U)
5406 #define CAN_F13R2_FB22_Msk (0x1U << CAN_F13R2_FB22_Pos) /*!< 0x00400000 */
5407 #define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk /*!<Filter bit 22 */
5408 #define CAN_F13R2_FB23_Pos (23U)
5409 #define CAN_F13R2_FB23_Msk (0x1U << CAN_F13R2_FB23_Pos) /*!< 0x00800000 */
5410 #define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk /*!<Filter bit 23 */
5411 #define CAN_F13R2_FB24_Pos (24U)
5412 #define CAN_F13R2_FB24_Msk (0x1U << CAN_F13R2_FB24_Pos) /*!< 0x01000000 */
5413 #define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk /*!<Filter bit 24 */
5414 #define CAN_F13R2_FB25_Pos (25U)
5415 #define CAN_F13R2_FB25_Msk (0x1U << CAN_F13R2_FB25_Pos) /*!< 0x02000000 */
5416 #define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk /*!<Filter bit 25 */
5417 #define CAN_F13R2_FB26_Pos (26U)
5418 #define CAN_F13R2_FB26_Msk (0x1U << CAN_F13R2_FB26_Pos) /*!< 0x04000000 */
5419 #define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk /*!<Filter bit 26 */
5420 #define CAN_F13R2_FB27_Pos (27U)
5421 #define CAN_F13R2_FB27_Msk (0x1U << CAN_F13R2_FB27_Pos) /*!< 0x08000000 */
5422 #define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk /*!<Filter bit 27 */
5423 #define CAN_F13R2_FB28_Pos (28U)
5424 #define CAN_F13R2_FB28_Msk (0x1U << CAN_F13R2_FB28_Pos) /*!< 0x10000000 */
5425 #define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk /*!<Filter bit 28 */
5426 #define CAN_F13R2_FB29_Pos (29U)
5427 #define CAN_F13R2_FB29_Msk (0x1U << CAN_F13R2_FB29_Pos) /*!< 0x20000000 */
5428 #define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk /*!<Filter bit 29 */
5429 #define CAN_F13R2_FB30_Pos (30U)
5430 #define CAN_F13R2_FB30_Msk (0x1U << CAN_F13R2_FB30_Pos) /*!< 0x40000000 */
5431 #define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk /*!<Filter bit 30 */
5432 #define CAN_F13R2_FB31_Pos (31U)
5433 #define CAN_F13R2_FB31_Msk (0x1U << CAN_F13R2_FB31_Pos) /*!< 0x80000000 */
5434 #define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk /*!<Filter bit 31 */
5435
5436 /******************************************************************************/
5437 /* */
5438 /* CRC calculation unit */
5439 /* */
5440 /******************************************************************************/
5441 /******************* Bit definition for CRC_DR register *********************/
5442 #define CRC_DR_DR_Pos (0U)
5443 #define CRC_DR_DR_Msk (0xFFFFFFFFU << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
5444 #define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */
5445
5446
5447 /******************* Bit definition for CRC_IDR register ********************/
5448 #define CRC_IDR_IDR_Pos (0U)
5449 #define CRC_IDR_IDR_Msk (0xFFU << CRC_IDR_IDR_Pos) /*!< 0x000000FF */
5450 #define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bit data register bits */
5451
5452
5453 /******************** Bit definition for CRC_CR register ********************/
5454 #define CRC_CR_RESET_Pos (0U)
5455 #define CRC_CR_RESET_Msk (0x1U << CRC_CR_RESET_Pos) /*!< 0x00000001 */
5456 #define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET bit */
5457
5458 /******************************************************************************/
5459 /* */
5460 /* Digital to Analog Converter */
5461 /* */
5462 /******************************************************************************/
5463 /*
5464 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
5465 */
5466 #define DAC_CHANNEL2_SUPPORT /*!< DAC feature available only on specific devices: availability of DAC channel 2 */
5467 /******************** Bit definition for DAC_CR register ********************/
5468 #define DAC_CR_EN1_Pos (0U)
5469 #define DAC_CR_EN1_Msk (0x1U << DAC_CR_EN1_Pos) /*!< 0x00000001 */
5470 #define DAC_CR_EN1 DAC_CR_EN1_Msk /*!<DAC channel1 enable */
5471 #define DAC_CR_BOFF1_Pos (1U)
5472 #define DAC_CR_BOFF1_Msk (0x1U << DAC_CR_BOFF1_Pos) /*!< 0x00000002 */
5473 #define DAC_CR_BOFF1 DAC_CR_BOFF1_Msk /*!<DAC channel1 output buffer disable */
5474 #define DAC_CR_TEN1_Pos (2U)
5475 #define DAC_CR_TEN1_Msk (0x1U << DAC_CR_TEN1_Pos) /*!< 0x00000004 */
5476 #define DAC_CR_TEN1 DAC_CR_TEN1_Msk /*!<DAC channel1 Trigger enable */
5477
5478 #define DAC_CR_TSEL1_Pos (3U)
5479 #define DAC_CR_TSEL1_Msk (0x7U << DAC_CR_TSEL1_Pos) /*!< 0x00000038 */
5480 #define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk /*!<TSEL1[2:0] (DAC channel1 Trigger selection) */
5481 #define DAC_CR_TSEL1_0 (0x1U << DAC_CR_TSEL1_Pos) /*!< 0x00000008 */
5482 #define DAC_CR_TSEL1_1 (0x2U << DAC_CR_TSEL1_Pos) /*!< 0x00000010 */
5483 #define DAC_CR_TSEL1_2 (0x4U << DAC_CR_TSEL1_Pos) /*!< 0x00000020 */
5484
5485 #define DAC_CR_WAVE1_Pos (6U)
5486 #define DAC_CR_WAVE1_Msk (0x3U << DAC_CR_WAVE1_Pos) /*!< 0x000000C0 */
5487 #define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
5488 #define DAC_CR_WAVE1_0 (0x1U << DAC_CR_WAVE1_Pos) /*!< 0x00000040 */
5489 #define DAC_CR_WAVE1_1 (0x2U << DAC_CR_WAVE1_Pos) /*!< 0x00000080 */
5490
5491 #define DAC_CR_MAMP1_Pos (8U)
5492 #define DAC_CR_MAMP1_Msk (0xFU << DAC_CR_MAMP1_Pos) /*!< 0x00000F00 */
5493 #define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
5494 #define DAC_CR_MAMP1_0 (0x1U << DAC_CR_MAMP1_Pos) /*!< 0x00000100 */
5495 #define DAC_CR_MAMP1_1 (0x2U << DAC_CR_MAMP1_Pos) /*!< 0x00000200 */
5496 #define DAC_CR_MAMP1_2 (0x4U << DAC_CR_MAMP1_Pos) /*!< 0x00000400 */
5497 #define DAC_CR_MAMP1_3 (0x8U << DAC_CR_MAMP1_Pos) /*!< 0x00000800 */
5498
5499 #define DAC_CR_DMAEN1_Pos (12U)
5500 #define DAC_CR_DMAEN1_Msk (0x1U << DAC_CR_DMAEN1_Pos) /*!< 0x00001000 */
5501 #define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk /*!<DAC channel1 DMA enable */
5502 #define DAC_CR_DMAUDRIE1_Pos (13U)
5503 #define DAC_CR_DMAUDRIE1_Msk (0x1U << DAC_CR_DMAUDRIE1_Pos) /*!< 0x00002000 */
5504 #define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk /*!<DAC channel1 DMA underrun interrupt enable*/
5505 #define DAC_CR_EN2_Pos (16U)
5506 #define DAC_CR_EN2_Msk (0x1U << DAC_CR_EN2_Pos) /*!< 0x00010000 */
5507 #define DAC_CR_EN2 DAC_CR_EN2_Msk /*!<DAC channel2 enable */
5508 #define DAC_CR_BOFF2_Pos (17U)
5509 #define DAC_CR_BOFF2_Msk (0x1U << DAC_CR_BOFF2_Pos) /*!< 0x00020000 */
5510 #define DAC_CR_BOFF2 DAC_CR_BOFF2_Msk /*!<DAC channel2 output buffer disable */
5511 #define DAC_CR_TEN2_Pos (18U)
5512 #define DAC_CR_TEN2_Msk (0x1U << DAC_CR_TEN2_Pos) /*!< 0x00040000 */
5513 #define DAC_CR_TEN2 DAC_CR_TEN2_Msk /*!<DAC channel2 Trigger enable */
5514
5515 #define DAC_CR_TSEL2_Pos (19U)
5516 #define DAC_CR_TSEL2_Msk (0x7U << DAC_CR_TSEL2_Pos) /*!< 0x00380000 */
5517 #define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
5518 #define DAC_CR_TSEL2_0 (0x1U << DAC_CR_TSEL2_Pos) /*!< 0x00080000 */
5519 #define DAC_CR_TSEL2_1 (0x2U << DAC_CR_TSEL2_Pos) /*!< 0x00100000 */
5520 #define DAC_CR_TSEL2_2 (0x4U << DAC_CR_TSEL2_Pos) /*!< 0x00200000 */
5521
5522 #define DAC_CR_WAVE2_Pos (22U)
5523 #define DAC_CR_WAVE2_Msk (0x3U << DAC_CR_WAVE2_Pos) /*!< 0x00C00000 */
5524 #define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
5525 #define DAC_CR_WAVE2_0 (0x1U << DAC_CR_WAVE2_Pos) /*!< 0x00400000 */
5526 #define DAC_CR_WAVE2_1 (0x2U << DAC_CR_WAVE2_Pos) /*!< 0x00800000 */
5527
5528 #define DAC_CR_MAMP2_Pos (24U)
5529 #define DAC_CR_MAMP2_Msk (0xFU << DAC_CR_MAMP2_Pos) /*!< 0x0F000000 */
5530 #define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
5531 #define DAC_CR_MAMP2_0 (0x1U << DAC_CR_MAMP2_Pos) /*!< 0x01000000 */
5532 #define DAC_CR_MAMP2_1 (0x2U << DAC_CR_MAMP2_Pos) /*!< 0x02000000 */
5533 #define DAC_CR_MAMP2_2 (0x4U << DAC_CR_MAMP2_Pos) /*!< 0x04000000 */
5534 #define DAC_CR_MAMP2_3 (0x8U << DAC_CR_MAMP2_Pos) /*!< 0x08000000 */
5535
5536 #define DAC_CR_DMAEN2_Pos (28U)
5537 #define DAC_CR_DMAEN2_Msk (0x1U << DAC_CR_DMAEN2_Pos) /*!< 0x10000000 */
5538 #define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk /*!<DAC channel2 DMA enabled */
5539 #define DAC_CR_DMAUDRIE2_Pos (29U)
5540 #define DAC_CR_DMAUDRIE2_Msk (0x1U << DAC_CR_DMAUDRIE2_Pos) /*!< 0x20000000 */
5541 #define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk /*!<DAC channel2 DMA underrun interrupt enable*/
5542
5543 /***************** Bit definition for DAC_SWTRIGR register ******************/
5544 #define DAC_SWTRIGR_SWTRIG1_Pos (0U)
5545 #define DAC_SWTRIGR_SWTRIG1_Msk (0x1U << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */
5546 #define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*!<DAC channel1 software trigger */
5547 #define DAC_SWTRIGR_SWTRIG2_Pos (1U)
5548 #define DAC_SWTRIGR_SWTRIG2_Msk (0x1U << DAC_SWTRIGR_SWTRIG2_Pos) /*!< 0x00000002 */
5549 #define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk /*!<DAC channel2 software trigger */
5550
5551 /***************** Bit definition for DAC_DHR12R1 register ******************/
5552 #define DAC_DHR12R1_DACC1DHR_Pos (0U)
5553 #define DAC_DHR12R1_DACC1DHR_Msk (0xFFFU << DAC_DHR12R1_DACC1DHR_Pos) /*!< 0x00000FFF */
5554 #define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk /*!<DAC channel1 12-bit Right aligned data */
5555
5556 /***************** Bit definition for DAC_DHR12L1 register ******************/
5557 #define DAC_DHR12L1_DACC1DHR_Pos (4U)
5558 #define DAC_DHR12L1_DACC1DHR_Msk (0xFFFU << DAC_DHR12L1_DACC1DHR_Pos) /*!< 0x0000FFF0 */
5559 #define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk /*!<DAC channel1 12-bit Left aligned data */
5560
5561 /****************** Bit definition for DAC_DHR8R1 register ******************/
5562 #define DAC_DHR8R1_DACC1DHR_Pos (0U)
5563 #define DAC_DHR8R1_DACC1DHR_Msk (0xFFU << DAC_DHR8R1_DACC1DHR_Pos) /*!< 0x000000FF */
5564 #define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk /*!<DAC channel1 8-bit Right aligned data */
5565
5566 /***************** Bit definition for DAC_DHR12R2 register ******************/
5567 #define DAC_DHR12R2_DACC2DHR_Pos (0U)
5568 #define DAC_DHR12R2_DACC2DHR_Msk (0xFFFU << DAC_DHR12R2_DACC2DHR_Pos) /*!< 0x00000FFF */
5569 #define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk /*!<DAC channel2 12-bit Right aligned data */
5570
5571 /***************** Bit definition for DAC_DHR12L2 register ******************/
5572 #define DAC_DHR12L2_DACC2DHR_Pos (4U)
5573 #define DAC_DHR12L2_DACC2DHR_Msk (0xFFFU << DAC_DHR12L2_DACC2DHR_Pos) /*!< 0x0000FFF0 */
5574 #define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk /*!<DAC channel2 12-bit Left aligned data */
5575
5576 /****************** Bit definition for DAC_DHR8R2 register ******************/
5577 #define DAC_DHR8R2_DACC2DHR_Pos (0U)
5578 #define DAC_DHR8R2_DACC2DHR_Msk (0xFFU << DAC_DHR8R2_DACC2DHR_Pos) /*!< 0x000000FF */
5579 #define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk /*!<DAC channel2 8-bit Right aligned data */
5580
5581 /***************** Bit definition for DAC_DHR12RD register ******************/
5582 #define DAC_DHR12RD_DACC1DHR_Pos (0U)
5583 #define DAC_DHR12RD_DACC1DHR_Msk (0xFFFU << DAC_DHR12RD_DACC1DHR_Pos) /*!< 0x00000FFF */
5584 #define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk /*!<DAC channel1 12-bit Right aligned data */
5585 #define DAC_DHR12RD_DACC2DHR_Pos (16U)
5586 #define DAC_DHR12RD_DACC2DHR_Msk (0xFFFU << DAC_DHR12RD_DACC2DHR_Pos) /*!< 0x0FFF0000 */
5587 #define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk /*!<DAC channel2 12-bit Right aligned data */
5588
5589 /***************** Bit definition for DAC_DHR12LD register ******************/
5590 #define DAC_DHR12LD_DACC1DHR_Pos (4U)
5591 #define DAC_DHR12LD_DACC1DHR_Msk (0xFFFU << DAC_DHR12LD_DACC1DHR_Pos) /*!< 0x0000FFF0 */
5592 #define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk /*!<DAC channel1 12-bit Left aligned data */
5593 #define DAC_DHR12LD_DACC2DHR_Pos (20U)
5594 #define DAC_DHR12LD_DACC2DHR_Msk (0xFFFU << DAC_DHR12LD_DACC2DHR_Pos) /*!< 0xFFF00000 */
5595 #define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk /*!<DAC channel2 12-bit Left aligned data */
5596
5597 /****************** Bit definition for DAC_DHR8RD register ******************/
5598 #define DAC_DHR8RD_DACC1DHR_Pos (0U)
5599 #define DAC_DHR8RD_DACC1DHR_Msk (0xFFU << DAC_DHR8RD_DACC1DHR_Pos) /*!< 0x000000FF */
5600 #define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk /*!<DAC channel1 8-bit Right aligned data */
5601 #define DAC_DHR8RD_DACC2DHR_Pos (8U)
5602 #define DAC_DHR8RD_DACC2DHR_Msk (0xFFU << DAC_DHR8RD_DACC2DHR_Pos) /*!< 0x0000FF00 */
5603 #define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk /*!<DAC channel2 8-bit Right aligned data */
5604
5605 /******************* Bit definition for DAC_DOR1 register *******************/
5606 #define DAC_DOR1_DACC1DOR_Pos (0U)
5607 #define DAC_DOR1_DACC1DOR_Msk (0xFFFU << DAC_DOR1_DACC1DOR_Pos) /*!< 0x00000FFF */
5608 #define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk /*!<DAC channel1 data output */
5609
5610 /******************* Bit definition for DAC_DOR2 register *******************/
5611 #define DAC_DOR2_DACC2DOR_Pos (0U)
5612 #define DAC_DOR2_DACC2DOR_Msk (0xFFFU << DAC_DOR2_DACC2DOR_Pos) /*!< 0x00000FFF */
5613 #define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk /*!<DAC channel2 data output */
5614
5615 /******************** Bit definition for DAC_SR register ********************/
5616 #define DAC_SR_DMAUDR1_Pos (13U)
5617 #define DAC_SR_DMAUDR1_Msk (0x1U << DAC_SR_DMAUDR1_Pos) /*!< 0x00002000 */
5618 #define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk /*!<DAC channel1 DMA underrun flag */
5619 #define DAC_SR_DMAUDR2_Pos (29U)
5620 #define DAC_SR_DMAUDR2_Msk (0x1U << DAC_SR_DMAUDR2_Pos) /*!< 0x20000000 */
5621 #define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk /*!<DAC channel2 DMA underrun flag */
5622
5623 /******************************************************************************/
5624 /* */
5625 /* Digital Filter for Sigma Delta Modulators */
5626 /* */
5627 /******************************************************************************/
5628
5629 /**************** DFSDM channel configuration registers ********************/
5630
5631 /*************** Bit definition for DFSDM_CHCFGR1 register ******************/
5632 #define DFSDM_CHCFGR1_DFSDMEN_Pos (31U)
5633 #define DFSDM_CHCFGR1_DFSDMEN_Msk (0x1U << DFSDM_CHCFGR1_DFSDMEN_Pos) /*!< 0x80000000 */
5634 #define DFSDM_CHCFGR1_DFSDMEN DFSDM_CHCFGR1_DFSDMEN_Msk /*!< Global enable for DFSDM interface */
5635 #define DFSDM_CHCFGR1_CKOUTSRC_Pos (30U)
5636 #define DFSDM_CHCFGR1_CKOUTSRC_Msk (0x1U << DFSDM_CHCFGR1_CKOUTSRC_Pos) /*!< 0x40000000 */
5637 #define DFSDM_CHCFGR1_CKOUTSRC DFSDM_CHCFGR1_CKOUTSRC_Msk /*!< Output serial clock source selection */
5638 #define DFSDM_CHCFGR1_CKOUTDIV_Pos (16U)
5639 #define DFSDM_CHCFGR1_CKOUTDIV_Msk (0xFFU << DFSDM_CHCFGR1_CKOUTDIV_Pos) /*!< 0x00FF0000 */
5640 #define DFSDM_CHCFGR1_CKOUTDIV DFSDM_CHCFGR1_CKOUTDIV_Msk /*!< CKOUTDIV[7:0] output serial clock divider */
5641 #define DFSDM_CHCFGR1_DATPACK_Pos (14U)
5642 #define DFSDM_CHCFGR1_DATPACK_Msk (0x3U << DFSDM_CHCFGR1_DATPACK_Pos) /*!< 0x0000C000 */
5643 #define DFSDM_CHCFGR1_DATPACK DFSDM_CHCFGR1_DATPACK_Msk /*!< DATPACK[1:0] Data packing mode */
5644 #define DFSDM_CHCFGR1_DATPACK_1 (0x2U << DFSDM_CHCFGR1_DATPACK_Pos) /*!< 0x00008000 */
5645 #define DFSDM_CHCFGR1_DATPACK_0 (0x1U << DFSDM_CHCFGR1_DATPACK_Pos) /*!< 0x00004000 */
5646 #define DFSDM_CHCFGR1_DATMPX_Pos (12U)
5647 #define DFSDM_CHCFGR1_DATMPX_Msk (0x3U << DFSDM_CHCFGR1_DATMPX_Pos) /*!< 0x00003000 */
5648 #define DFSDM_CHCFGR1_DATMPX DFSDM_CHCFGR1_DATMPX_Msk /*!< DATMPX[1:0] Input data multiplexer for channel y */
5649 #define DFSDM_CHCFGR1_DATMPX_1 (0x2U << DFSDM_CHCFGR1_DATMPX_Pos) /*!< 0x00002000 */
5650 #define DFSDM_CHCFGR1_DATMPX_0 (0x1U << DFSDM_CHCFGR1_DATMPX_Pos) /*!< 0x00001000 */
5651 #define DFSDM_CHCFGR1_CHINSEL_Pos (8U)
5652 #define DFSDM_CHCFGR1_CHINSEL_Msk (0x1U << DFSDM_CHCFGR1_CHINSEL_Pos) /*!< 0x00000100 */
5653 #define DFSDM_CHCFGR1_CHINSEL DFSDM_CHCFGR1_CHINSEL_Msk /*!< Serial inputs selection for channel y */
5654 #define DFSDM_CHCFGR1_CHEN_Pos (7U)
5655 #define DFSDM_CHCFGR1_CHEN_Msk (0x1U << DFSDM_CHCFGR1_CHEN_Pos) /*!< 0x00000080 */
5656 #define DFSDM_CHCFGR1_CHEN DFSDM_CHCFGR1_CHEN_Msk /*!< Channel y enable */
5657 #define DFSDM_CHCFGR1_CKABEN_Pos (6U)
5658 #define DFSDM_CHCFGR1_CKABEN_Msk (0x1U << DFSDM_CHCFGR1_CKABEN_Pos) /*!< 0x00000040 */
5659 #define DFSDM_CHCFGR1_CKABEN DFSDM_CHCFGR1_CKABEN_Msk /*!< Clock absence detector enable on channel y */
5660 #define DFSDM_CHCFGR1_SCDEN_Pos (5U)
5661 #define DFSDM_CHCFGR1_SCDEN_Msk (0x1U << DFSDM_CHCFGR1_SCDEN_Pos) /*!< 0x00000020 */
5662 #define DFSDM_CHCFGR1_SCDEN DFSDM_CHCFGR1_SCDEN_Msk /*!< Short circuit detector enable on channel y */
5663 #define DFSDM_CHCFGR1_SPICKSEL_Pos (2U)
5664 #define DFSDM_CHCFGR1_SPICKSEL_Msk (0x3U << DFSDM_CHCFGR1_SPICKSEL_Pos) /*!< 0x0000000C */
5665 #define DFSDM_CHCFGR1_SPICKSEL DFSDM_CHCFGR1_SPICKSEL_Msk /*!< SPICKSEL[1:0] SPI clock select for channel y */
5666 #define DFSDM_CHCFGR1_SPICKSEL_1 (0x2U << DFSDM_CHCFGR1_SPICKSEL_Pos) /*!< 0x00000008 */
5667 #define DFSDM_CHCFGR1_SPICKSEL_0 (0x1U << DFSDM_CHCFGR1_SPICKSEL_Pos) /*!< 0x00000004 */
5668 #define DFSDM_CHCFGR1_SITP_Pos (0U)
5669 #define DFSDM_CHCFGR1_SITP_Msk (0x3U << DFSDM_CHCFGR1_SITP_Pos) /*!< 0x00000003 */
5670 #define DFSDM_CHCFGR1_SITP DFSDM_CHCFGR1_SITP_Msk /*!< SITP[1:0] Serial interface type for channel y */
5671 #define DFSDM_CHCFGR1_SITP_1 (0x2U << DFSDM_CHCFGR1_SITP_Pos) /*!< 0x00000002 */
5672 #define DFSDM_CHCFGR1_SITP_0 (0x1U << DFSDM_CHCFGR1_SITP_Pos) /*!< 0x00000001 */
5673
5674 /*************** Bit definition for DFSDM_CHCFGR2 register ******************/
5675 #define DFSDM_CHCFGR2_OFFSET_Pos (8U)
5676 #define DFSDM_CHCFGR2_OFFSET_Msk (0xFFFFFFU << DFSDM_CHCFGR2_OFFSET_Pos) /*!< 0xFFFFFF00 */
5677 #define DFSDM_CHCFGR2_OFFSET DFSDM_CHCFGR2_OFFSET_Msk /*!< OFFSET[23:0] 24-bit calibration offset for channel y */
5678 #define DFSDM_CHCFGR2_DTRBS_Pos (3U)
5679 #define DFSDM_CHCFGR2_DTRBS_Msk (0x1FU << DFSDM_CHCFGR2_DTRBS_Pos) /*!< 0x000000F8 */
5680 #define DFSDM_CHCFGR2_DTRBS DFSDM_CHCFGR2_DTRBS_Msk /*!< DTRBS[4:0] Data right bit-shift for channel y */
5681
5682 /**************** Bit definition for DFSDM_CHAWSCDR register *****************/
5683 #define DFSDM_CHAWSCDR_AWFORD_Pos (22U)
5684 #define DFSDM_CHAWSCDR_AWFORD_Msk (0x3U << DFSDM_CHAWSCDR_AWFORD_Pos) /*!< 0x00C00000 */
5685 #define DFSDM_CHAWSCDR_AWFORD DFSDM_CHAWSCDR_AWFORD_Msk /*!< AWFORD[1:0] Analog watchdog Sinc filter order on channel y */
5686 #define DFSDM_CHAWSCDR_AWFORD_1 (0x2U << DFSDM_CHAWSCDR_AWFORD_Pos) /*!< 0x00800000 */
5687 #define DFSDM_CHAWSCDR_AWFORD_0 (0x1U << DFSDM_CHAWSCDR_AWFORD_Pos) /*!< 0x00400000 */
5688 #define DFSDM_CHAWSCDR_AWFOSR_Pos (16U)
5689 #define DFSDM_CHAWSCDR_AWFOSR_Msk (0x1FU << DFSDM_CHAWSCDR_AWFOSR_Pos) /*!< 0x001F0000 */
5690 #define DFSDM_CHAWSCDR_AWFOSR DFSDM_CHAWSCDR_AWFOSR_Msk /*!< AWFOSR[4:0] Analog watchdog filter oversampling ratio on channel y */
5691 #define DFSDM_CHAWSCDR_BKSCD_Pos (12U)
5692 #define DFSDM_CHAWSCDR_BKSCD_Msk (0xFU << DFSDM_CHAWSCDR_BKSCD_Pos) /*!< 0x0000F000 */
5693 #define DFSDM_CHAWSCDR_BKSCD DFSDM_CHAWSCDR_BKSCD_Msk /*!< BKSCD[3:0] Break signal assignment for short circuit detector on channel y */
5694 #define DFSDM_CHAWSCDR_SCDT_Pos (0U)
5695 #define DFSDM_CHAWSCDR_SCDT_Msk (0xFFU << DFSDM_CHAWSCDR_SCDT_Pos) /*!< 0x000000FF */
5696 #define DFSDM_CHAWSCDR_SCDT DFSDM_CHAWSCDR_SCDT_Msk /*!< SCDT[7:0] Short circuit detector threshold for channel y */
5697
5698 /**************** Bit definition for DFSDM_CHWDATR register *******************/
5699 #define DFSDM_CHWDATR_WDATA_Pos (0U)
5700 #define DFSDM_CHWDATR_WDATA_Msk (0xFFFFU << DFSDM_CHWDATR_WDATA_Pos) /*!< 0x0000FFFF */
5701 #define DFSDM_CHWDATR_WDATA DFSDM_CHWDATR_WDATA_Msk /*!< WDATA[15:0] Input channel y watchdog data */
5702
5703 /**************** Bit definition for DFSDM_CHDATINR register *****************/
5704 #define DFSDM_CHDATINR_INDAT0_Pos (0U)
5705 #define DFSDM_CHDATINR_INDAT0_Msk (0xFFFFU << DFSDM_CHDATINR_INDAT0_Pos) /*!< 0x0000FFFF */
5706 #define DFSDM_CHDATINR_INDAT0 DFSDM_CHDATINR_INDAT0_Msk /*!< INDAT0[31:16] Input data for channel y or channel (y+1) */
5707 #define DFSDM_CHDATINR_INDAT1_Pos (16U)
5708 #define DFSDM_CHDATINR_INDAT1_Msk (0xFFFFU << DFSDM_CHDATINR_INDAT1_Pos) /*!< 0xFFFF0000 */
5709 #define DFSDM_CHDATINR_INDAT1 DFSDM_CHDATINR_INDAT1_Msk /*!< INDAT0[15:0] Input data for channel y */
5710
5711 /************************ DFSDM module registers ****************************/
5712
5713 /***************** Bit definition for DFSDM_FLTCR1 register *******************/
5714 #define DFSDM_FLTCR1_AWFSEL_Pos (30U)
5715 #define DFSDM_FLTCR1_AWFSEL_Msk (0x1U << DFSDM_FLTCR1_AWFSEL_Pos) /*!< 0x40000000 */
5716 #define DFSDM_FLTCR1_AWFSEL DFSDM_FLTCR1_AWFSEL_Msk /*!< Analog watchdog fast mode select */
5717 #define DFSDM_FLTCR1_FAST_Pos (29U)
5718 #define DFSDM_FLTCR1_FAST_Msk (0x1U << DFSDM_FLTCR1_FAST_Pos) /*!< 0x20000000 */
5719 #define DFSDM_FLTCR1_FAST DFSDM_FLTCR1_FAST_Msk /*!< Fast conversion mode selection */
5720 #define DFSDM_FLTCR1_RCH_Pos (24U)
5721 #define DFSDM_FLTCR1_RCH_Msk (0x7U << DFSDM_FLTCR1_RCH_Pos) /*!< 0x07000000 */
5722 #define DFSDM_FLTCR1_RCH DFSDM_FLTCR1_RCH_Msk /*!< RCH[2:0] Regular channel selection */
5723 #define DFSDM_FLTCR1_RDMAEN_Pos (21U)
5724 #define DFSDM_FLTCR1_RDMAEN_Msk (0x1U << DFSDM_FLTCR1_RDMAEN_Pos) /*!< 0x00200000 */
5725 #define DFSDM_FLTCR1_RDMAEN DFSDM_FLTCR1_RDMAEN_Msk /*!< DMA channel enabled to read data for the regular conversion */
5726 #define DFSDM_FLTCR1_RSYNC_Pos (19U)
5727 #define DFSDM_FLTCR1_RSYNC_Msk (0x1U << DFSDM_FLTCR1_RSYNC_Pos) /*!< 0x00080000 */
5728 #define DFSDM_FLTCR1_RSYNC DFSDM_FLTCR1_RSYNC_Msk /*!< Launch regular conversion synchronously with DFSDMx */
5729 #define DFSDM_FLTCR1_RCONT_Pos (18U)
5730 #define DFSDM_FLTCR1_RCONT_Msk (0x1U << DFSDM_FLTCR1_RCONT_Pos) /*!< 0x00040000 */
5731 #define DFSDM_FLTCR1_RCONT DFSDM_FLTCR1_RCONT_Msk /*!< Continuous mode selection for regular conversions */
5732 #define DFSDM_FLTCR1_RSWSTART_Pos (17U)
5733 #define DFSDM_FLTCR1_RSWSTART_Msk (0x1U << DFSDM_FLTCR1_RSWSTART_Pos) /*!< 0x00020000 */
5734 #define DFSDM_FLTCR1_RSWSTART DFSDM_FLTCR1_RSWSTART_Msk /*!< Software start of a conversion on the regular channel */
5735 #define DFSDM_FLTCR1_JEXTEN_Pos (13U)
5736 #define DFSDM_FLTCR1_JEXTEN_Msk (0x3U << DFSDM_FLTCR1_JEXTEN_Pos) /*!< 0x00006000 */
5737 #define DFSDM_FLTCR1_JEXTEN DFSDM_FLTCR1_JEXTEN_Msk /*!< JEXTEN[1:0] Trigger enable and trigger edge selection for injected conversions */
5738 #define DFSDM_FLTCR1_JEXTEN_1 (0x2U << DFSDM_FLTCR1_JEXTEN_Pos) /*!< 0x00004000 */
5739 #define DFSDM_FLTCR1_JEXTEN_0 (0x1U << DFSDM_FLTCR1_JEXTEN_Pos) /*!< 0x00002000 */
5740 #define DFSDM_FLTCR1_JEXTSEL_Pos (8U)
5741 #define DFSDM_FLTCR1_JEXTSEL_Msk (0x7U << DFSDM_FLTCR1_JEXTSEL_Pos) /*!< 0x00000700 */
5742 #define DFSDM_FLTCR1_JEXTSEL DFSDM_FLTCR1_JEXTSEL_Msk /*!< JEXTSEL[2:0]Trigger signal selection for launching injected conversions */
5743 #define DFSDM_FLTCR1_JEXTSEL_2 (0x4U << DFSDM_FLTCR1_JEXTSEL_Pos) /*!< 0x00000400 */
5744 #define DFSDM_FLTCR1_JEXTSEL_1 (0x2U << DFSDM_FLTCR1_JEXTSEL_Pos) /*!< 0x00000200 */
5745 #define DFSDM_FLTCR1_JEXTSEL_0 (0x1U << DFSDM_FLTCR1_JEXTSEL_Pos) /*!< 0x00000100 */
5746 #define DFSDM_FLTCR1_JDMAEN_Pos (5U)
5747 #define DFSDM_FLTCR1_JDMAEN_Msk (0x1U << DFSDM_FLTCR1_JDMAEN_Pos) /*!< 0x00000020 */
5748 #define DFSDM_FLTCR1_JDMAEN DFSDM_FLTCR1_JDMAEN_Msk /*!< DMA channel enabled to read data for the injected channel group */
5749 #define DFSDM_FLTCR1_JSCAN_Pos (4U)
5750 #define DFSDM_FLTCR1_JSCAN_Msk (0x1U << DFSDM_FLTCR1_JSCAN_Pos) /*!< 0x00000010 */
5751 #define DFSDM_FLTCR1_JSCAN DFSDM_FLTCR1_JSCAN_Msk /*!< Scanning conversion in continuous mode selection for injected conversions */
5752 #define DFSDM_FLTCR1_JSYNC_Pos (3U)
5753 #define DFSDM_FLTCR1_JSYNC_Msk (0x1U << DFSDM_FLTCR1_JSYNC_Pos) /*!< 0x00000008 */
5754 #define DFSDM_FLTCR1_JSYNC DFSDM_FLTCR1_JSYNC_Msk /*!< Launch an injected conversion synchronously with DFSDMx JSWSTART trigger */
5755 #define DFSDM_FLTCR1_JSWSTART_Pos (1U)
5756 #define DFSDM_FLTCR1_JSWSTART_Msk (0x1U << DFSDM_FLTCR1_JSWSTART_Pos) /*!< 0x00000002 */
5757 #define DFSDM_FLTCR1_JSWSTART DFSDM_FLTCR1_JSWSTART_Msk /*!< Start the conversion of the injected group of channels */
5758 #define DFSDM_FLTCR1_DFEN_Pos (0U)
5759 #define DFSDM_FLTCR1_DFEN_Msk (0x1U << DFSDM_FLTCR1_DFEN_Pos) /*!< 0x00000001 */
5760 #define DFSDM_FLTCR1_DFEN DFSDM_FLTCR1_DFEN_Msk /*!< DFSDM enable */
5761
5762 /***************** Bit definition for DFSDM_FLTCR2 register *******************/
5763 #define DFSDM_FLTCR2_AWDCH_Pos (16U)
5764 #define DFSDM_FLTCR2_AWDCH_Msk (0xFFU << DFSDM_FLTCR2_AWDCH_Pos) /*!< 0x00FF0000 */
5765 #define DFSDM_FLTCR2_AWDCH DFSDM_FLTCR2_AWDCH_Msk /*!< AWDCH[7:0] Analog watchdog channel selection */
5766 #define DFSDM_FLTCR2_EXCH_Pos (8U)
5767 #define DFSDM_FLTCR2_EXCH_Msk (0xFFU << DFSDM_FLTCR2_EXCH_Pos) /*!< 0x0000FF00 */
5768 #define DFSDM_FLTCR2_EXCH DFSDM_FLTCR2_EXCH_Msk /*!< EXCH[7:0] Extreme detector channel selection */
5769 #define DFSDM_FLTCR2_CKABIE_Pos (6U)
5770 #define DFSDM_FLTCR2_CKABIE_Msk (0x1U << DFSDM_FLTCR2_CKABIE_Pos) /*!< 0x00000040 */
5771 #define DFSDM_FLTCR2_CKABIE DFSDM_FLTCR2_CKABIE_Msk /*!< Clock absence interrupt enable */
5772 #define DFSDM_FLTCR2_SCDIE_Pos (5U)
5773 #define DFSDM_FLTCR2_SCDIE_Msk (0x1U << DFSDM_FLTCR2_SCDIE_Pos) /*!< 0x00000020 */
5774 #define DFSDM_FLTCR2_SCDIE DFSDM_FLTCR2_SCDIE_Msk /*!< Short circuit detector interrupt enable */
5775 #define DFSDM_FLTCR2_AWDIE_Pos (4U)
5776 #define DFSDM_FLTCR2_AWDIE_Msk (0x1U << DFSDM_FLTCR2_AWDIE_Pos) /*!< 0x00000010 */
5777 #define DFSDM_FLTCR2_AWDIE DFSDM_FLTCR2_AWDIE_Msk /*!< Analog watchdog interrupt enable */
5778 #define DFSDM_FLTCR2_ROVRIE_Pos (3U)
5779 #define DFSDM_FLTCR2_ROVRIE_Msk (0x1U << DFSDM_FLTCR2_ROVRIE_Pos) /*!< 0x00000008 */
5780 #define DFSDM_FLTCR2_ROVRIE DFSDM_FLTCR2_ROVRIE_Msk /*!< Regular data overrun interrupt enable */
5781 #define DFSDM_FLTCR2_JOVRIE_Pos (2U)
5782 #define DFSDM_FLTCR2_JOVRIE_Msk (0x1U << DFSDM_FLTCR2_JOVRIE_Pos) /*!< 0x00000004 */
5783 #define DFSDM_FLTCR2_JOVRIE DFSDM_FLTCR2_JOVRIE_Msk /*!< Injected data overrun interrupt enable */
5784 #define DFSDM_FLTCR2_REOCIE_Pos (1U)
5785 #define DFSDM_FLTCR2_REOCIE_Msk (0x1U << DFSDM_FLTCR2_REOCIE_Pos) /*!< 0x00000002 */
5786 #define DFSDM_FLTCR2_REOCIE DFSDM_FLTCR2_REOCIE_Msk /*!< Regular end of conversion interrupt enable */
5787 #define DFSDM_FLTCR2_JEOCIE_Pos (0U)
5788 #define DFSDM_FLTCR2_JEOCIE_Msk (0x1U << DFSDM_FLTCR2_JEOCIE_Pos) /*!< 0x00000001 */
5789 #define DFSDM_FLTCR2_JEOCIE DFSDM_FLTCR2_JEOCIE_Msk /*!< Injected end of conversion interrupt enable */
5790
5791 /***************** Bit definition for DFSDM_FLTISR register *******************/
5792 #define DFSDM_FLTISR_SCDF_Pos (24U)
5793 #define DFSDM_FLTISR_SCDF_Msk (0xFFU << DFSDM_FLTISR_SCDF_Pos) /*!< 0xFF000000 */
5794 #define DFSDM_FLTISR_SCDF DFSDM_FLTISR_SCDF_Msk /*!< SCDF[7:0] Short circuit detector flag */
5795 #define DFSDM_FLTISR_CKABF_Pos (16U)
5796 #define DFSDM_FLTISR_CKABF_Msk (0xFFU << DFSDM_FLTISR_CKABF_Pos) /*!< 0x00FF0000 */
5797 #define DFSDM_FLTISR_CKABF DFSDM_FLTISR_CKABF_Msk /*!< CKABF[7:0] Clock absence flag */
5798 #define DFSDM_FLTISR_RCIP_Pos (14U)
5799 #define DFSDM_FLTISR_RCIP_Msk (0x1U << DFSDM_FLTISR_RCIP_Pos) /*!< 0x00004000 */
5800 #define DFSDM_FLTISR_RCIP DFSDM_FLTISR_RCIP_Msk /*!< Regular conversion in progress status */
5801 #define DFSDM_FLTISR_JCIP_Pos (13U)
5802 #define DFSDM_FLTISR_JCIP_Msk (0x1U << DFSDM_FLTISR_JCIP_Pos) /*!< 0x00002000 */
5803 #define DFSDM_FLTISR_JCIP DFSDM_FLTISR_JCIP_Msk /*!< Injected conversion in progress status */
5804 #define DFSDM_FLTISR_AWDF_Pos (4U)
5805 #define DFSDM_FLTISR_AWDF_Msk (0x1U << DFSDM_FLTISR_AWDF_Pos) /*!< 0x00000010 */
5806 #define DFSDM_FLTISR_AWDF DFSDM_FLTISR_AWDF_Msk /*!< Analog watchdog */
5807 #define DFSDM_FLTISR_ROVRF_Pos (3U)
5808 #define DFSDM_FLTISR_ROVRF_Msk (0x1U << DFSDM_FLTISR_ROVRF_Pos) /*!< 0x00000008 */
5809 #define DFSDM_FLTISR_ROVRF DFSDM_FLTISR_ROVRF_Msk /*!< Regular conversion overrun flag */
5810 #define DFSDM_FLTISR_JOVRF_Pos (2U)
5811 #define DFSDM_FLTISR_JOVRF_Msk (0x1U << DFSDM_FLTISR_JOVRF_Pos) /*!< 0x00000004 */
5812 #define DFSDM_FLTISR_JOVRF DFSDM_FLTISR_JOVRF_Msk /*!< Injected conversion overrun flag */
5813 #define DFSDM_FLTISR_REOCF_Pos (1U)
5814 #define DFSDM_FLTISR_REOCF_Msk (0x1U << DFSDM_FLTISR_REOCF_Pos) /*!< 0x00000002 */
5815 #define DFSDM_FLTISR_REOCF DFSDM_FLTISR_REOCF_Msk /*!< End of regular conversion flag */
5816 #define DFSDM_FLTISR_JEOCF_Pos (0U)
5817 #define DFSDM_FLTISR_JEOCF_Msk (0x1U << DFSDM_FLTISR_JEOCF_Pos) /*!< 0x00000001 */
5818 #define DFSDM_FLTISR_JEOCF DFSDM_FLTISR_JEOCF_Msk /*!< End of injected conversion flag */
5819
5820 /***************** Bit definition for DFSDM_FLTICR register *******************/
5821 #define DFSDM_FLTICR_CLRSCSDF_Pos (24U)
5822 #define DFSDM_FLTICR_CLRSCSDF_Msk (0xFFU << DFSDM_FLTICR_CLRSCSDF_Pos) /*!< 0xFF000000 */
5823 #define DFSDM_FLTICR_CLRSCSDF DFSDM_FLTICR_CLRSCSDF_Msk /*!< CLRSCSDF[7:0] Clear the short circuit detector flag */
5824 #define DFSDM_FLTICR_CLRCKABF_Pos (16U)
5825 #define DFSDM_FLTICR_CLRCKABF_Msk (0xFFU << DFSDM_FLTICR_CLRCKABF_Pos) /*!< 0x00FF0000 */
5826 #define DFSDM_FLTICR_CLRCKABF DFSDM_FLTICR_CLRCKABF_Msk /*!< CLRCKABF[7:0] Clear the clock absence flag */
5827 #define DFSDM_FLTICR_CLRROVRF_Pos (3U)
5828 #define DFSDM_FLTICR_CLRROVRF_Msk (0x1U << DFSDM_FLTICR_CLRROVRF_Pos) /*!< 0x00000008 */
5829 #define DFSDM_FLTICR_CLRROVRF DFSDM_FLTICR_CLRROVRF_Msk /*!< Clear the regular conversion overrun flag */
5830 #define DFSDM_FLTICR_CLRJOVRF_Pos (2U)
5831 #define DFSDM_FLTICR_CLRJOVRF_Msk (0x1U << DFSDM_FLTICR_CLRJOVRF_Pos) /*!< 0x00000004 */
5832 #define DFSDM_FLTICR_CLRJOVRF DFSDM_FLTICR_CLRJOVRF_Msk /*!< Clear the injected conversion overrun flag */
5833
5834 /**************** Bit definition for DFSDM_FLTJCHGR register ******************/
5835 #define DFSDM_FLTJCHGR_JCHG_Pos (0U)
5836 #define DFSDM_FLTJCHGR_JCHG_Msk (0xFFU << DFSDM_FLTJCHGR_JCHG_Pos) /*!< 0x000000FF */
5837 #define DFSDM_FLTJCHGR_JCHG DFSDM_FLTJCHGR_JCHG_Msk /*!< JCHG[7:0] Injected channel group selection */
5838
5839 /***************** Bit definition for DFSDM_FLTFCR register *******************/
5840 #define DFSDM_FLTFCR_FORD_Pos (29U)
5841 #define DFSDM_FLTFCR_FORD_Msk (0x7U << DFSDM_FLTFCR_FORD_Pos) /*!< 0xE0000000 */
5842 #define DFSDM_FLTFCR_FORD DFSDM_FLTFCR_FORD_Msk /*!< FORD[2:0] Sinc filter order */
5843 #define DFSDM_FLTFCR_FORD_2 (0x4U << DFSDM_FLTFCR_FORD_Pos) /*!< 0x80000000 */
5844 #define DFSDM_FLTFCR_FORD_1 (0x2U << DFSDM_FLTFCR_FORD_Pos) /*!< 0x40000000 */
5845 #define DFSDM_FLTFCR_FORD_0 (0x1U << DFSDM_FLTFCR_FORD_Pos) /*!< 0x20000000 */
5846 #define DFSDM_FLTFCR_FOSR_Pos (16U)
5847 #define DFSDM_FLTFCR_FOSR_Msk (0x3FFU << DFSDM_FLTFCR_FOSR_Pos) /*!< 0x03FF0000 */
5848 #define DFSDM_FLTFCR_FOSR DFSDM_FLTFCR_FOSR_Msk /*!< FOSR[9:0] Sinc filter oversampling ratio (decimation rate) */
5849 #define DFSDM_FLTFCR_IOSR_Pos (0U)
5850 #define DFSDM_FLTFCR_IOSR_Msk (0xFFU << DFSDM_FLTFCR_IOSR_Pos) /*!< 0x000000FF */
5851 #define DFSDM_FLTFCR_IOSR DFSDM_FLTFCR_IOSR_Msk /*!< IOSR[7:0] Integrator oversampling ratio (averaging length) */
5852
5853 /*************** Bit definition for DFSDM_FLTJDATAR register *****************/
5854 #define DFSDM_FLTJDATAR_JDATA_Pos (8U)
5855 #define DFSDM_FLTJDATAR_JDATA_Msk (0xFFFFFFU << DFSDM_FLTJDATAR_JDATA_Pos) /*!< 0xFFFFFF00 */
5856 #define DFSDM_FLTJDATAR_JDATA DFSDM_FLTJDATAR_JDATA_Msk /*!< JDATA[23:0] Injected group conversion data */
5857 #define DFSDM_FLTJDATAR_JDATACH_Pos (0U)
5858 #define DFSDM_FLTJDATAR_JDATACH_Msk (0x7U << DFSDM_FLTJDATAR_JDATACH_Pos) /*!< 0x00000007 */
5859 #define DFSDM_FLTJDATAR_JDATACH DFSDM_FLTJDATAR_JDATACH_Msk /*!< JDATACH[2:0] Injected channel most recently converted */
5860
5861 /*************** Bit definition for DFSDM_FLTRDATAR register *****************/
5862 #define DFSDM_FLTRDATAR_RDATA_Pos (8U)
5863 #define DFSDM_FLTRDATAR_RDATA_Msk (0xFFFFFFU << DFSDM_FLTRDATAR_RDATA_Pos) /*!< 0xFFFFFF00 */
5864 #define DFSDM_FLTRDATAR_RDATA DFSDM_FLTRDATAR_RDATA_Msk /*!< RDATA[23:0] Regular channel conversion data */
5865 #define DFSDM_FLTRDATAR_RPEND_Pos (4U)
5866 #define DFSDM_FLTRDATAR_RPEND_Msk (0x1U << DFSDM_FLTRDATAR_RPEND_Pos) /*!< 0x00000010 */
5867 #define DFSDM_FLTRDATAR_RPEND DFSDM_FLTRDATAR_RPEND_Msk /*!< RPEND Regular channel pending data */
5868 #define DFSDM_FLTRDATAR_RDATACH_Pos (0U)
5869 #define DFSDM_FLTRDATAR_RDATACH_Msk (0x7U << DFSDM_FLTRDATAR_RDATACH_Pos) /*!< 0x00000007 */
5870 #define DFSDM_FLTRDATAR_RDATACH DFSDM_FLTRDATAR_RDATACH_Msk /*!< RDATACH[2:0] Regular channel most recently converted */
5871
5872 /*************** Bit definition for DFSDM_FLTAWHTR register ******************/
5873 #define DFSDM_FLTAWHTR_AWHT_Pos (8U)
5874 #define DFSDM_FLTAWHTR_AWHT_Msk (0xFFFFFFU << DFSDM_FLTAWHTR_AWHT_Pos) /*!< 0xFFFFFF00 */
5875 #define DFSDM_FLTAWHTR_AWHT DFSDM_FLTAWHTR_AWHT_Msk /*!< AWHT[23:0] Analog watchdog high threshold */
5876 #define DFSDM_FLTAWHTR_BKAWH_Pos (0U)
5877 #define DFSDM_FLTAWHTR_BKAWH_Msk (0xFU << DFSDM_FLTAWHTR_BKAWH_Pos) /*!< 0x0000000F */
5878 #define DFSDM_FLTAWHTR_BKAWH DFSDM_FLTAWHTR_BKAWH_Msk /*!< BKAWH[3:0] Break signal assignment to analog watchdog high threshold event */
5879
5880 /*************** Bit definition for DFSDM_FLTAWLTR register ******************/
5881 #define DFSDM_FLTAWLTR_AWLT_Pos (8U)
5882 #define DFSDM_FLTAWLTR_AWLT_Msk (0xFFFFFFU << DFSDM_FLTAWLTR_AWLT_Pos) /*!< 0xFFFFFF00 */
5883 #define DFSDM_FLTAWLTR_AWLT DFSDM_FLTAWLTR_AWLT_Msk /*!< AWLT[23:0] Analog watchdog low threshold */
5884 #define DFSDM_FLTAWLTR_BKAWL_Pos (0U)
5885 #define DFSDM_FLTAWLTR_BKAWL_Msk (0xFU << DFSDM_FLTAWLTR_BKAWL_Pos) /*!< 0x0000000F */
5886 #define DFSDM_FLTAWLTR_BKAWL DFSDM_FLTAWLTR_BKAWL_Msk /*!< BKAWL[3:0] Break signal assignment to analog watchdog low threshold event */
5887
5888 /*************** Bit definition for DFSDM_FLTAWSR register *******************/
5889 #define DFSDM_FLTAWSR_AWHTF_Pos (8U)
5890 #define DFSDM_FLTAWSR_AWHTF_Msk (0xFFU << DFSDM_FLTAWSR_AWHTF_Pos) /*!< 0x0000FF00 */
5891 #define DFSDM_FLTAWSR_AWHTF DFSDM_FLTAWSR_AWHTF_Msk /*!< AWHTF[15:8] Analog watchdog high threshold error on given channels */
5892 #define DFSDM_FLTAWSR_AWLTF_Pos (0U)
5893 #define DFSDM_FLTAWSR_AWLTF_Msk (0xFFU << DFSDM_FLTAWSR_AWLTF_Pos) /*!< 0x000000FF */
5894 #define DFSDM_FLTAWSR_AWLTF DFSDM_FLTAWSR_AWLTF_Msk /*!< AWLTF[7:0] Analog watchdog low threshold error on given channels */
5895
5896
5897 /*************** Bit definition for DFSDM_FLTAWCFR register ******************/
5898 #define DFSDM_FLTAWCFR_CLRAWHTF_Pos (8U)
5899 #define DFSDM_FLTAWCFR_CLRAWHTF_Msk (0xFFU << DFSDM_FLTAWCFR_CLRAWHTF_Pos) /*!< 0x0000FF00 */
5900 #define DFSDM_FLTAWCFR_CLRAWHTF DFSDM_FLTAWCFR_CLRAWHTF_Msk /*!< CLRAWHTF[15:8] Clear the Analog watchdog high threshold flag */
5901 #define DFSDM_FLTAWCFR_CLRAWLTF_Pos (0U)
5902 #define DFSDM_FLTAWCFR_CLRAWLTF_Msk (0xFFU << DFSDM_FLTAWCFR_CLRAWLTF_Pos) /*!< 0x000000FF */
5903 #define DFSDM_FLTAWCFR_CLRAWLTF DFSDM_FLTAWCFR_CLRAWLTF_Msk /*!< CLRAWLTF[7:0] Clear the Analog watchdog low threshold flag */
5904
5905 /*************** Bit definition for DFSDM_FLTEXMAX register ******************/
5906 #define DFSDM_FLTEXMAX_EXMAX_Pos (8U)
5907 #define DFSDM_FLTEXMAX_EXMAX_Msk (0xFFFFFFU << DFSDM_FLTEXMAX_EXMAX_Pos) /*!< 0xFFFFFF00 */
5908 #define DFSDM_FLTEXMAX_EXMAX DFSDM_FLTEXMAX_EXMAX_Msk /*!< EXMAX[23:0] Extreme detector maximum value */
5909 #define DFSDM_FLTEXMAX_EXMAXCH_Pos (0U)
5910 #define DFSDM_FLTEXMAX_EXMAXCH_Msk (0x7U << DFSDM_FLTEXMAX_EXMAXCH_Pos) /*!< 0x00000007 */
5911 #define DFSDM_FLTEXMAX_EXMAXCH DFSDM_FLTEXMAX_EXMAXCH_Msk /*!< EXMAXCH[2:0] Extreme detector maximum data channel */
5912
5913 /*************** Bit definition for DFSDM_FLTEXMIN register ******************/
5914 #define DFSDM_FLTEXMIN_EXMIN_Pos (8U)
5915 #define DFSDM_FLTEXMIN_EXMIN_Msk (0xFFFFFFU << DFSDM_FLTEXMIN_EXMIN_Pos) /*!< 0xFFFFFF00 */
5916 #define DFSDM_FLTEXMIN_EXMIN DFSDM_FLTEXMIN_EXMIN_Msk /*!< EXMIN[23:0] Extreme detector minimum value */
5917 #define DFSDM_FLTEXMIN_EXMINCH_Pos (0U)
5918 #define DFSDM_FLTEXMIN_EXMINCH_Msk (0x7U << DFSDM_FLTEXMIN_EXMINCH_Pos) /*!< 0x00000007 */
5919 #define DFSDM_FLTEXMIN_EXMINCH DFSDM_FLTEXMIN_EXMINCH_Msk /*!< EXMINCH[2:0] Extreme detector minimum data channel */
5920
5921 /*************** Bit definition for DFSDM_FLTCNVTIMR register ****************/
5922 #define DFSDM_FLTCNVTIMR_CNVCNT_Pos (4U)
5923 #define DFSDM_FLTCNVTIMR_CNVCNT_Msk (0xFFFFFFFU << DFSDM_FLTCNVTIMR_CNVCNT_Pos) /*!< 0xFFFFFFF0 */
5924 #define DFSDM_FLTCNVTIMR_CNVCNT DFSDM_FLTCNVTIMR_CNVCNT_Msk /*!< CNVCNT[27:0]: 28-bit timer counting conversion time */
5925
5926 /******************************************************************************/
5927 /* */
5928 /* DMA Controller */
5929 /* */
5930 /******************************************************************************/
5931 /******************** Bits definition for DMA_SxCR register *****************/
5932 #define DMA_SxCR_CHSEL_Pos (25U)
5933 #define DMA_SxCR_CHSEL_Msk (0xFU << DMA_SxCR_CHSEL_Pos) /*!< 0x1E000000 */
5934 #define DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk
5935 #define DMA_SxCR_CHSEL_0 0x02000000U
5936 #define DMA_SxCR_CHSEL_1 0x04000000U
5937 #define DMA_SxCR_CHSEL_2 0x08000000U
5938 #define DMA_SxCR_CHSEL_3 0x10000000U
5939 #define DMA_SxCR_MBURST_Pos (23U)
5940 #define DMA_SxCR_MBURST_Msk (0x3U << DMA_SxCR_MBURST_Pos) /*!< 0x01800000 */
5941 #define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk
5942 #define DMA_SxCR_MBURST_0 (0x1U << DMA_SxCR_MBURST_Pos) /*!< 0x00800000 */
5943 #define DMA_SxCR_MBURST_1 (0x2U << DMA_SxCR_MBURST_Pos) /*!< 0x01000000 */
5944 #define DMA_SxCR_PBURST_Pos (21U)
5945 #define DMA_SxCR_PBURST_Msk (0x3U << DMA_SxCR_PBURST_Pos) /*!< 0x00600000 */
5946 #define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk
5947 #define DMA_SxCR_PBURST_0 (0x1U << DMA_SxCR_PBURST_Pos) /*!< 0x00200000 */
5948 #define DMA_SxCR_PBURST_1 (0x2U << DMA_SxCR_PBURST_Pos) /*!< 0x00400000 */
5949 #define DMA_SxCR_CT_Pos (19U)
5950 #define DMA_SxCR_CT_Msk (0x1U << DMA_SxCR_CT_Pos) /*!< 0x00080000 */
5951 #define DMA_SxCR_CT DMA_SxCR_CT_Msk
5952 #define DMA_SxCR_DBM_Pos (18U)
5953 #define DMA_SxCR_DBM_Msk (0x1U << DMA_SxCR_DBM_Pos) /*!< 0x00040000 */
5954 #define DMA_SxCR_DBM DMA_SxCR_DBM_Msk
5955 #define DMA_SxCR_PL_Pos (16U)
5956 #define DMA_SxCR_PL_Msk (0x3U << DMA_SxCR_PL_Pos) /*!< 0x00030000 */
5957 #define DMA_SxCR_PL DMA_SxCR_PL_Msk
5958 #define DMA_SxCR_PL_0 (0x1U << DMA_SxCR_PL_Pos) /*!< 0x00010000 */
5959 #define DMA_SxCR_PL_1 (0x2U << DMA_SxCR_PL_Pos) /*!< 0x00020000 */
5960 #define DMA_SxCR_PINCOS_Pos (15U)
5961 #define DMA_SxCR_PINCOS_Msk (0x1U << DMA_SxCR_PINCOS_Pos) /*!< 0x00008000 */
5962 #define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk
5963 #define DMA_SxCR_MSIZE_Pos (13U)
5964 #define DMA_SxCR_MSIZE_Msk (0x3U << DMA_SxCR_MSIZE_Pos) /*!< 0x00006000 */
5965 #define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk
5966 #define DMA_SxCR_MSIZE_0 (0x1U << DMA_SxCR_MSIZE_Pos) /*!< 0x00002000 */
5967 #define DMA_SxCR_MSIZE_1 (0x2U << DMA_SxCR_MSIZE_Pos) /*!< 0x00004000 */
5968 #define DMA_SxCR_PSIZE_Pos (11U)
5969 #define DMA_SxCR_PSIZE_Msk (0x3U << DMA_SxCR_PSIZE_Pos) /*!< 0x00001800 */
5970 #define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk
5971 #define DMA_SxCR_PSIZE_0 (0x1U << DMA_SxCR_PSIZE_Pos) /*!< 0x00000800 */
5972 #define DMA_SxCR_PSIZE_1 (0x2U << DMA_SxCR_PSIZE_Pos) /*!< 0x00001000 */
5973 #define DMA_SxCR_MINC_Pos (10U)
5974 #define DMA_SxCR_MINC_Msk (0x1U << DMA_SxCR_MINC_Pos) /*!< 0x00000400 */
5975 #define DMA_SxCR_MINC DMA_SxCR_MINC_Msk
5976 #define DMA_SxCR_PINC_Pos (9U)
5977 #define DMA_SxCR_PINC_Msk (0x1U << DMA_SxCR_PINC_Pos) /*!< 0x00000200 */
5978 #define DMA_SxCR_PINC DMA_SxCR_PINC_Msk
5979 #define DMA_SxCR_CIRC_Pos (8U)
5980 #define DMA_SxCR_CIRC_Msk (0x1U << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
5981 #define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk
5982 #define DMA_SxCR_DIR_Pos (6U)
5983 #define DMA_SxCR_DIR_Msk (0x3U << DMA_SxCR_DIR_Pos) /*!< 0x000000C0 */
5984 #define DMA_SxCR_DIR DMA_SxCR_DIR_Msk
5985 #define DMA_SxCR_DIR_0 (0x1U << DMA_SxCR_DIR_Pos) /*!< 0x00000040 */
5986 #define DMA_SxCR_DIR_1 (0x2U << DMA_SxCR_DIR_Pos) /*!< 0x00000080 */
5987 #define DMA_SxCR_PFCTRL_Pos (5U)
5988 #define DMA_SxCR_PFCTRL_Msk (0x1U << DMA_SxCR_PFCTRL_Pos) /*!< 0x00000020 */
5989 #define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk
5990 #define DMA_SxCR_TCIE_Pos (4U)
5991 #define DMA_SxCR_TCIE_Msk (0x1U << DMA_SxCR_TCIE_Pos) /*!< 0x00000010 */
5992 #define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk
5993 #define DMA_SxCR_HTIE_Pos (3U)
5994 #define DMA_SxCR_HTIE_Msk (0x1U << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
5995 #define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk
5996 #define DMA_SxCR_TEIE_Pos (2U)
5997 #define DMA_SxCR_TEIE_Msk (0x1U << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
5998 #define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk
5999 #define DMA_SxCR_DMEIE_Pos (1U)
6000 #define DMA_SxCR_DMEIE_Msk (0x1U << DMA_SxCR_DMEIE_Pos) /*!< 0x00000002 */
6001 #define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk
6002 #define DMA_SxCR_EN_Pos (0U)
6003 #define DMA_SxCR_EN_Msk (0x1U << DMA_SxCR_EN_Pos) /*!< 0x00000001 */
6004 #define DMA_SxCR_EN DMA_SxCR_EN_Msk
6005
6006 /* Legacy defines */
6007 #define DMA_SxCR_ACK_Pos (20U)
6008 #define DMA_SxCR_ACK_Msk (0x1U << DMA_SxCR_ACK_Pos) /*!< 0x00100000 */
6009 #define DMA_SxCR_ACK DMA_SxCR_ACK_Msk
6010
6011 /******************** Bits definition for DMA_SxCNDTR register **************/
6012 #define DMA_SxNDT_Pos (0U)
6013 #define DMA_SxNDT_Msk (0xFFFFU << DMA_SxNDT_Pos) /*!< 0x0000FFFF */
6014 #define DMA_SxNDT DMA_SxNDT_Msk
6015 #define DMA_SxNDT_0 (0x0001U << DMA_SxNDT_Pos) /*!< 0x00000001 */
6016 #define DMA_SxNDT_1 (0x0002U << DMA_SxNDT_Pos) /*!< 0x00000002 */
6017 #define DMA_SxNDT_2 (0x0004U << DMA_SxNDT_Pos) /*!< 0x00000004 */
6018 #define DMA_SxNDT_3 (0x0008U << DMA_SxNDT_Pos) /*!< 0x00000008 */
6019 #define DMA_SxNDT_4 (0x0010U << DMA_SxNDT_Pos) /*!< 0x00000010 */
6020 #define DMA_SxNDT_5 (0x0020U << DMA_SxNDT_Pos) /*!< 0x00000020 */
6021 #define DMA_SxNDT_6 (0x0040U << DMA_SxNDT_Pos) /*!< 0x00000040 */
6022 #define DMA_SxNDT_7 (0x0080U << DMA_SxNDT_Pos) /*!< 0x00000080 */
6023 #define DMA_SxNDT_8 (0x0100U << DMA_SxNDT_Pos) /*!< 0x00000100 */
6024 #define DMA_SxNDT_9 (0x0200U << DMA_SxNDT_Pos) /*!< 0x00000200 */
6025 #define DMA_SxNDT_10 (0x0400U << DMA_SxNDT_Pos) /*!< 0x00000400 */
6026 #define DMA_SxNDT_11 (0x0800U << DMA_SxNDT_Pos) /*!< 0x00000800 */
6027 #define DMA_SxNDT_12 (0x1000U << DMA_SxNDT_Pos) /*!< 0x00001000 */
6028 #define DMA_SxNDT_13 (0x2000U << DMA_SxNDT_Pos) /*!< 0x00002000 */
6029 #define DMA_SxNDT_14 (0x4000U << DMA_SxNDT_Pos) /*!< 0x00004000 */
6030 #define DMA_SxNDT_15 (0x8000U << DMA_SxNDT_Pos) /*!< 0x00008000 */
6031
6032 /******************** Bits definition for DMA_SxFCR register ****************/
6033 #define DMA_SxFCR_FEIE_Pos (7U)
6034 #define DMA_SxFCR_FEIE_Msk (0x1U << DMA_SxFCR_FEIE_Pos) /*!< 0x00000080 */
6035 #define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk
6036 #define DMA_SxFCR_FS_Pos (3U)
6037 #define DMA_SxFCR_FS_Msk (0x7U << DMA_SxFCR_FS_Pos) /*!< 0x00000038 */
6038 #define DMA_SxFCR_FS DMA_SxFCR_FS_Msk
6039 #define DMA_SxFCR_FS_0 (0x1U << DMA_SxFCR_FS_Pos) /*!< 0x00000008 */
6040 #define DMA_SxFCR_FS_1 (0x2U << DMA_SxFCR_FS_Pos) /*!< 0x00000010 */
6041 #define DMA_SxFCR_FS_2 (0x4U << DMA_SxFCR_FS_Pos) /*!< 0x00000020 */
6042 #define DMA_SxFCR_DMDIS_Pos (2U)
6043 #define DMA_SxFCR_DMDIS_Msk (0x1U << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
6044 #define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk
6045 #define DMA_SxFCR_FTH_Pos (0U)
6046 #define DMA_SxFCR_FTH_Msk (0x3U << DMA_SxFCR_FTH_Pos) /*!< 0x00000003 */
6047 #define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk
6048 #define DMA_SxFCR_FTH_0 (0x1U << DMA_SxFCR_FTH_Pos) /*!< 0x00000001 */
6049 #define DMA_SxFCR_FTH_1 (0x2U << DMA_SxFCR_FTH_Pos) /*!< 0x00000002 */
6050
6051 /******************** Bits definition for DMA_LISR register *****************/
6052 #define DMA_LISR_TCIF3_Pos (27U)
6053 #define DMA_LISR_TCIF3_Msk (0x1U << DMA_LISR_TCIF3_Pos) /*!< 0x08000000 */
6054 #define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk
6055 #define DMA_LISR_HTIF3_Pos (26U)
6056 #define DMA_LISR_HTIF3_Msk (0x1U << DMA_LISR_HTIF3_Pos) /*!< 0x04000000 */
6057 #define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk
6058 #define DMA_LISR_TEIF3_Pos (25U)
6059 #define DMA_LISR_TEIF3_Msk (0x1U << DMA_LISR_TEIF3_Pos) /*!< 0x02000000 */
6060 #define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk
6061 #define DMA_LISR_DMEIF3_Pos (24U)
6062 #define DMA_LISR_DMEIF3_Msk (0x1U << DMA_LISR_DMEIF3_Pos) /*!< 0x01000000 */
6063 #define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk
6064 #define DMA_LISR_FEIF3_Pos (22U)
6065 #define DMA_LISR_FEIF3_Msk (0x1U << DMA_LISR_FEIF3_Pos) /*!< 0x00400000 */
6066 #define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk
6067 #define DMA_LISR_TCIF2_Pos (21U)
6068 #define DMA_LISR_TCIF2_Msk (0x1U << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
6069 #define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk
6070 #define DMA_LISR_HTIF2_Pos (20U)
6071 #define DMA_LISR_HTIF2_Msk (0x1U << DMA_LISR_HTIF2_Pos) /*!< 0x00100000 */
6072 #define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk
6073 #define DMA_LISR_TEIF2_Pos (19U)
6074 #define DMA_LISR_TEIF2_Msk (0x1U << DMA_LISR_TEIF2_Pos) /*!< 0x00080000 */
6075 #define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk
6076 #define DMA_LISR_DMEIF2_Pos (18U)
6077 #define DMA_LISR_DMEIF2_Msk (0x1U << DMA_LISR_DMEIF2_Pos) /*!< 0x00040000 */
6078 #define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk
6079 #define DMA_LISR_FEIF2_Pos (16U)
6080 #define DMA_LISR_FEIF2_Msk (0x1U << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
6081 #define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk
6082 #define DMA_LISR_TCIF1_Pos (11U)
6083 #define DMA_LISR_TCIF1_Msk (0x1U << DMA_LISR_TCIF1_Pos) /*!< 0x00000800 */
6084 #define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk
6085 #define DMA_LISR_HTIF1_Pos (10U)
6086 #define DMA_LISR_HTIF1_Msk (0x1U << DMA_LISR_HTIF1_Pos) /*!< 0x00000400 */
6087 #define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk
6088 #define DMA_LISR_TEIF1_Pos (9U)
6089 #define DMA_LISR_TEIF1_Msk (0x1U << DMA_LISR_TEIF1_Pos) /*!< 0x00000200 */
6090 #define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk
6091 #define DMA_LISR_DMEIF1_Pos (8U)
6092 #define DMA_LISR_DMEIF1_Msk (0x1U << DMA_LISR_DMEIF1_Pos) /*!< 0x00000100 */
6093 #define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk
6094 #define DMA_LISR_FEIF1_Pos (6U)
6095 #define DMA_LISR_FEIF1_Msk (0x1U << DMA_LISR_FEIF1_Pos) /*!< 0x00000040 */
6096 #define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk
6097 #define DMA_LISR_TCIF0_Pos (5U)
6098 #define DMA_LISR_TCIF0_Msk (0x1U << DMA_LISR_TCIF0_Pos) /*!< 0x00000020 */
6099 #define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk
6100 #define DMA_LISR_HTIF0_Pos (4U)
6101 #define DMA_LISR_HTIF0_Msk (0x1U << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
6102 #define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk
6103 #define DMA_LISR_TEIF0_Pos (3U)
6104 #define DMA_LISR_TEIF0_Msk (0x1U << DMA_LISR_TEIF0_Pos) /*!< 0x00000008 */
6105 #define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk
6106 #define DMA_LISR_DMEIF0_Pos (2U)
6107 #define DMA_LISR_DMEIF0_Msk (0x1U << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
6108 #define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk
6109 #define DMA_LISR_FEIF0_Pos (0U)
6110 #define DMA_LISR_FEIF0_Msk (0x1U << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
6111 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
6112
6113 /******************** Bits definition for DMA_HISR register *****************/
6114 #define DMA_HISR_TCIF7_Pos (27U)
6115 #define DMA_HISR_TCIF7_Msk (0x1U << DMA_HISR_TCIF7_Pos) /*!< 0x08000000 */
6116 #define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk
6117 #define DMA_HISR_HTIF7_Pos (26U)
6118 #define DMA_HISR_HTIF7_Msk (0x1U << DMA_HISR_HTIF7_Pos) /*!< 0x04000000 */
6119 #define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk
6120 #define DMA_HISR_TEIF7_Pos (25U)
6121 #define DMA_HISR_TEIF7_Msk (0x1U << DMA_HISR_TEIF7_Pos) /*!< 0x02000000 */
6122 #define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk
6123 #define DMA_HISR_DMEIF7_Pos (24U)
6124 #define DMA_HISR_DMEIF7_Msk (0x1U << DMA_HISR_DMEIF7_Pos) /*!< 0x01000000 */
6125 #define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk
6126 #define DMA_HISR_FEIF7_Pos (22U)
6127 #define DMA_HISR_FEIF7_Msk (0x1U << DMA_HISR_FEIF7_Pos) /*!< 0x00400000 */
6128 #define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk
6129 #define DMA_HISR_TCIF6_Pos (21U)
6130 #define DMA_HISR_TCIF6_Msk (0x1U << DMA_HISR_TCIF6_Pos) /*!< 0x00200000 */
6131 #define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk
6132 #define DMA_HISR_HTIF6_Pos (20U)
6133 #define DMA_HISR_HTIF6_Msk (0x1U << DMA_HISR_HTIF6_Pos) /*!< 0x00100000 */
6134 #define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk
6135 #define DMA_HISR_TEIF6_Pos (19U)
6136 #define DMA_HISR_TEIF6_Msk (0x1U << DMA_HISR_TEIF6_Pos) /*!< 0x00080000 */
6137 #define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk
6138 #define DMA_HISR_DMEIF6_Pos (18U)
6139 #define DMA_HISR_DMEIF6_Msk (0x1U << DMA_HISR_DMEIF6_Pos) /*!< 0x00040000 */
6140 #define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk
6141 #define DMA_HISR_FEIF6_Pos (16U)
6142 #define DMA_HISR_FEIF6_Msk (0x1U << DMA_HISR_FEIF6_Pos) /*!< 0x00010000 */
6143 #define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk
6144 #define DMA_HISR_TCIF5_Pos (11U)
6145 #define DMA_HISR_TCIF5_Msk (0x1U << DMA_HISR_TCIF5_Pos) /*!< 0x00000800 */
6146 #define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk
6147 #define DMA_HISR_HTIF5_Pos (10U)
6148 #define DMA_HISR_HTIF5_Msk (0x1U << DMA_HISR_HTIF5_Pos) /*!< 0x00000400 */
6149 #define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk
6150 #define DMA_HISR_TEIF5_Pos (9U)
6151 #define DMA_HISR_TEIF5_Msk (0x1U << DMA_HISR_TEIF5_Pos) /*!< 0x00000200 */
6152 #define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk
6153 #define DMA_HISR_DMEIF5_Pos (8U)
6154 #define DMA_HISR_DMEIF5_Msk (0x1U << DMA_HISR_DMEIF5_Pos) /*!< 0x00000100 */
6155 #define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk
6156 #define DMA_HISR_FEIF5_Pos (6U)
6157 #define DMA_HISR_FEIF5_Msk (0x1U << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */
6158 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
6159 #define DMA_HISR_TCIF4_Pos (5U)
6160 #define DMA_HISR_TCIF4_Msk (0x1U << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */
6161 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
6162 #define DMA_HISR_HTIF4_Pos (4U)
6163 #define DMA_HISR_HTIF4_Msk (0x1U << DMA_HISR_HTIF4_Pos) /*!< 0x00000010 */
6164 #define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk
6165 #define DMA_HISR_TEIF4_Pos (3U)
6166 #define DMA_HISR_TEIF4_Msk (0x1U << DMA_HISR_TEIF4_Pos) /*!< 0x00000008 */
6167 #define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk
6168 #define DMA_HISR_DMEIF4_Pos (2U)
6169 #define DMA_HISR_DMEIF4_Msk (0x1U << DMA_HISR_DMEIF4_Pos) /*!< 0x00000004 */
6170 #define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk
6171 #define DMA_HISR_FEIF4_Pos (0U)
6172 #define DMA_HISR_FEIF4_Msk (0x1U << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */
6173 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
6174
6175 /******************** Bits definition for DMA_LIFCR register ****************/
6176 #define DMA_LIFCR_CTCIF3_Pos (27U)
6177 #define DMA_LIFCR_CTCIF3_Msk (0x1U << DMA_LIFCR_CTCIF3_Pos) /*!< 0x08000000 */
6178 #define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk
6179 #define DMA_LIFCR_CHTIF3_Pos (26U)
6180 #define DMA_LIFCR_CHTIF3_Msk (0x1U << DMA_LIFCR_CHTIF3_Pos) /*!< 0x04000000 */
6181 #define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk
6182 #define DMA_LIFCR_CTEIF3_Pos (25U)
6183 #define DMA_LIFCR_CTEIF3_Msk (0x1U << DMA_LIFCR_CTEIF3_Pos) /*!< 0x02000000 */
6184 #define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk
6185 #define DMA_LIFCR_CDMEIF3_Pos (24U)
6186 #define DMA_LIFCR_CDMEIF3_Msk (0x1U << DMA_LIFCR_CDMEIF3_Pos) /*!< 0x01000000 */
6187 #define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk
6188 #define DMA_LIFCR_CFEIF3_Pos (22U)
6189 #define DMA_LIFCR_CFEIF3_Msk (0x1U << DMA_LIFCR_CFEIF3_Pos) /*!< 0x00400000 */
6190 #define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk
6191 #define DMA_LIFCR_CTCIF2_Pos (21U)
6192 #define DMA_LIFCR_CTCIF2_Msk (0x1U << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
6193 #define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk
6194 #define DMA_LIFCR_CHTIF2_Pos (20U)
6195 #define DMA_LIFCR_CHTIF2_Msk (0x1U << DMA_LIFCR_CHTIF2_Pos) /*!< 0x00100000 */
6196 #define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk
6197 #define DMA_LIFCR_CTEIF2_Pos (19U)
6198 #define DMA_LIFCR_CTEIF2_Msk (0x1U << DMA_LIFCR_CTEIF2_Pos) /*!< 0x00080000 */
6199 #define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk
6200 #define DMA_LIFCR_CDMEIF2_Pos (18U)
6201 #define DMA_LIFCR_CDMEIF2_Msk (0x1U << DMA_LIFCR_CDMEIF2_Pos) /*!< 0x00040000 */
6202 #define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk
6203 #define DMA_LIFCR_CFEIF2_Pos (16U)
6204 #define DMA_LIFCR_CFEIF2_Msk (0x1U << DMA_LIFCR_CFEIF2_Pos) /*!< 0x00010000 */
6205 #define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk
6206 #define DMA_LIFCR_CTCIF1_Pos (11U)
6207 #define DMA_LIFCR_CTCIF1_Msk (0x1U << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
6208 #define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk
6209 #define DMA_LIFCR_CHTIF1_Pos (10U)
6210 #define DMA_LIFCR_CHTIF1_Msk (0x1U << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */
6211 #define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk
6212 #define DMA_LIFCR_CTEIF1_Pos (9U)
6213 #define DMA_LIFCR_CTEIF1_Msk (0x1U << DMA_LIFCR_CTEIF1_Pos) /*!< 0x00000200 */
6214 #define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk
6215 #define DMA_LIFCR_CDMEIF1_Pos (8U)
6216 #define DMA_LIFCR_CDMEIF1_Msk (0x1U << DMA_LIFCR_CDMEIF1_Pos) /*!< 0x00000100 */
6217 #define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk
6218 #define DMA_LIFCR_CFEIF1_Pos (6U)
6219 #define DMA_LIFCR_CFEIF1_Msk (0x1U << DMA_LIFCR_CFEIF1_Pos) /*!< 0x00000040 */
6220 #define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk
6221 #define DMA_LIFCR_CTCIF0_Pos (5U)
6222 #define DMA_LIFCR_CTCIF0_Msk (0x1U << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */
6223 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
6224 #define DMA_LIFCR_CHTIF0_Pos (4U)
6225 #define DMA_LIFCR_CHTIF0_Msk (0x1U << DMA_LIFCR_CHTIF0_Pos) /*!< 0x00000010 */
6226 #define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk
6227 #define DMA_LIFCR_CTEIF0_Pos (3U)
6228 #define DMA_LIFCR_CTEIF0_Msk (0x1U << DMA_LIFCR_CTEIF0_Pos) /*!< 0x00000008 */
6229 #define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk
6230 #define DMA_LIFCR_CDMEIF0_Pos (2U)
6231 #define DMA_LIFCR_CDMEIF0_Msk (0x1U << DMA_LIFCR_CDMEIF0_Pos) /*!< 0x00000004 */
6232 #define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk
6233 #define DMA_LIFCR_CFEIF0_Pos (0U)
6234 #define DMA_LIFCR_CFEIF0_Msk (0x1U << DMA_LIFCR_CFEIF0_Pos) /*!< 0x00000001 */
6235 #define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk
6236
6237 /******************** Bits definition for DMA_HIFCR register ****************/
6238 #define DMA_HIFCR_CTCIF7_Pos (27U)
6239 #define DMA_HIFCR_CTCIF7_Msk (0x1U << DMA_HIFCR_CTCIF7_Pos) /*!< 0x08000000 */
6240 #define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk
6241 #define DMA_HIFCR_CHTIF7_Pos (26U)
6242 #define DMA_HIFCR_CHTIF7_Msk (0x1U << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */
6243 #define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk
6244 #define DMA_HIFCR_CTEIF7_Pos (25U)
6245 #define DMA_HIFCR_CTEIF7_Msk (0x1U << DMA_HIFCR_CTEIF7_Pos) /*!< 0x02000000 */
6246 #define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk
6247 #define DMA_HIFCR_CDMEIF7_Pos (24U)
6248 #define DMA_HIFCR_CDMEIF7_Msk (0x1U << DMA_HIFCR_CDMEIF7_Pos) /*!< 0x01000000 */
6249 #define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk
6250 #define DMA_HIFCR_CFEIF7_Pos (22U)
6251 #define DMA_HIFCR_CFEIF7_Msk (0x1U << DMA_HIFCR_CFEIF7_Pos) /*!< 0x00400000 */
6252 #define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk
6253 #define DMA_HIFCR_CTCIF6_Pos (21U)
6254 #define DMA_HIFCR_CTCIF6_Msk (0x1U << DMA_HIFCR_CTCIF6_Pos) /*!< 0x00200000 */
6255 #define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk
6256 #define DMA_HIFCR_CHTIF6_Pos (20U)
6257 #define DMA_HIFCR_CHTIF6_Msk (0x1U << DMA_HIFCR_CHTIF6_Pos) /*!< 0x00100000 */
6258 #define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk
6259 #define DMA_HIFCR_CTEIF6_Pos (19U)
6260 #define DMA_HIFCR_CTEIF6_Msk (0x1U << DMA_HIFCR_CTEIF6_Pos) /*!< 0x00080000 */
6261 #define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk
6262 #define DMA_HIFCR_CDMEIF6_Pos (18U)
6263 #define DMA_HIFCR_CDMEIF6_Msk (0x1U << DMA_HIFCR_CDMEIF6_Pos) /*!< 0x00040000 */
6264 #define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk
6265 #define DMA_HIFCR_CFEIF6_Pos (16U)
6266 #define DMA_HIFCR_CFEIF6_Msk (0x1U << DMA_HIFCR_CFEIF6_Pos) /*!< 0x00010000 */
6267 #define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk
6268 #define DMA_HIFCR_CTCIF5_Pos (11U)
6269 #define DMA_HIFCR_CTCIF5_Msk (0x1U << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */
6270 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
6271 #define DMA_HIFCR_CHTIF5_Pos (10U)
6272 #define DMA_HIFCR_CHTIF5_Msk (0x1U << DMA_HIFCR_CHTIF5_Pos) /*!< 0x00000400 */
6273 #define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk
6274 #define DMA_HIFCR_CTEIF5_Pos (9U)
6275 #define DMA_HIFCR_CTEIF5_Msk (0x1U << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */
6276 #define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk
6277 #define DMA_HIFCR_CDMEIF5_Pos (8U)
6278 #define DMA_HIFCR_CDMEIF5_Msk (0x1U << DMA_HIFCR_CDMEIF5_Pos) /*!< 0x00000100 */
6279 #define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk
6280 #define DMA_HIFCR_CFEIF5_Pos (6U)
6281 #define DMA_HIFCR_CFEIF5_Msk (0x1U << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */
6282 #define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk
6283 #define DMA_HIFCR_CTCIF4_Pos (5U)
6284 #define DMA_HIFCR_CTCIF4_Msk (0x1U << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */
6285 #define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk
6286 #define DMA_HIFCR_CHTIF4_Pos (4U)
6287 #define DMA_HIFCR_CHTIF4_Msk (0x1U << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */
6288 #define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk
6289 #define DMA_HIFCR_CTEIF4_Pos (3U)
6290 #define DMA_HIFCR_CTEIF4_Msk (0x1U << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */
6291 #define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk
6292 #define DMA_HIFCR_CDMEIF4_Pos (2U)
6293 #define DMA_HIFCR_CDMEIF4_Msk (0x1U << DMA_HIFCR_CDMEIF4_Pos) /*!< 0x00000004 */
6294 #define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk
6295 #define DMA_HIFCR_CFEIF4_Pos (0U)
6296 #define DMA_HIFCR_CFEIF4_Msk (0x1U << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */
6297 #define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk
6298
6299 /****************** Bit definition for DMA_SxPAR register ********************/
6300 #define DMA_SxPAR_PA_Pos (0U)
6301 #define DMA_SxPAR_PA_Msk (0xFFFFFFFFU << DMA_SxPAR_PA_Pos) /*!< 0xFFFFFFFF */
6302 #define DMA_SxPAR_PA DMA_SxPAR_PA_Msk /*!< Peripheral Address */
6303
6304 /****************** Bit definition for DMA_SxM0AR register ********************/
6305 #define DMA_SxM0AR_M0A_Pos (0U)
6306 #define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFU << DMA_SxM0AR_M0A_Pos) /*!< 0xFFFFFFFF */
6307 #define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk /*!< Memory Address */
6308
6309 /****************** Bit definition for DMA_SxM1AR register ********************/
6310 #define DMA_SxM1AR_M1A_Pos (0U)
6311 #define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFU << DMA_SxM1AR_M1A_Pos) /*!< 0xFFFFFFFF */
6312 #define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk /*!< Memory Address */
6313
6314
6315 /******************************************************************************/
6316 /* */
6317 /* External Interrupt/Event Controller */
6318 /* */
6319 /******************************************************************************/
6320 /******************* Bit definition for EXTI_IMR register *******************/
6321 #define EXTI_IMR_MR0_Pos (0U)
6322 #define EXTI_IMR_MR0_Msk (0x1U << EXTI_IMR_MR0_Pos) /*!< 0x00000001 */
6323 #define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk /*!< Interrupt Mask on line 0 */
6324 #define EXTI_IMR_MR1_Pos (1U)
6325 #define EXTI_IMR_MR1_Msk (0x1U << EXTI_IMR_MR1_Pos) /*!< 0x00000002 */
6326 #define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk /*!< Interrupt Mask on line 1 */
6327 #define EXTI_IMR_MR2_Pos (2U)
6328 #define EXTI_IMR_MR2_Msk (0x1U << EXTI_IMR_MR2_Pos) /*!< 0x00000004 */
6329 #define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk /*!< Interrupt Mask on line 2 */
6330 #define EXTI_IMR_MR3_Pos (3U)
6331 #define EXTI_IMR_MR3_Msk (0x1U << EXTI_IMR_MR3_Pos) /*!< 0x00000008 */
6332 #define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk /*!< Interrupt Mask on line 3 */
6333 #define EXTI_IMR_MR4_Pos (4U)
6334 #define EXTI_IMR_MR4_Msk (0x1U << EXTI_IMR_MR4_Pos) /*!< 0x00000010 */
6335 #define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk /*!< Interrupt Mask on line 4 */
6336 #define EXTI_IMR_MR5_Pos (5U)
6337 #define EXTI_IMR_MR5_Msk (0x1U << EXTI_IMR_MR5_Pos) /*!< 0x00000020 */
6338 #define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk /*!< Interrupt Mask on line 5 */
6339 #define EXTI_IMR_MR6_Pos (6U)
6340 #define EXTI_IMR_MR6_Msk (0x1U << EXTI_IMR_MR6_Pos) /*!< 0x00000040 */
6341 #define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk /*!< Interrupt Mask on line 6 */
6342 #define EXTI_IMR_MR7_Pos (7U)
6343 #define EXTI_IMR_MR7_Msk (0x1U << EXTI_IMR_MR7_Pos) /*!< 0x00000080 */
6344 #define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk /*!< Interrupt Mask on line 7 */
6345 #define EXTI_IMR_MR8_Pos (8U)
6346 #define EXTI_IMR_MR8_Msk (0x1U << EXTI_IMR_MR8_Pos) /*!< 0x00000100 */
6347 #define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk /*!< Interrupt Mask on line 8 */
6348 #define EXTI_IMR_MR9_Pos (9U)
6349 #define EXTI_IMR_MR9_Msk (0x1U << EXTI_IMR_MR9_Pos) /*!< 0x00000200 */
6350 #define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk /*!< Interrupt Mask on line 9 */
6351 #define EXTI_IMR_MR10_Pos (10U)
6352 #define EXTI_IMR_MR10_Msk (0x1U << EXTI_IMR_MR10_Pos) /*!< 0x00000400 */
6353 #define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk /*!< Interrupt Mask on line 10 */
6354 #define EXTI_IMR_MR11_Pos (11U)
6355 #define EXTI_IMR_MR11_Msk (0x1U << EXTI_IMR_MR11_Pos) /*!< 0x00000800 */
6356 #define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk /*!< Interrupt Mask on line 11 */
6357 #define EXTI_IMR_MR12_Pos (12U)
6358 #define EXTI_IMR_MR12_Msk (0x1U << EXTI_IMR_MR12_Pos) /*!< 0x00001000 */
6359 #define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk /*!< Interrupt Mask on line 12 */
6360 #define EXTI_IMR_MR13_Pos (13U)
6361 #define EXTI_IMR_MR13_Msk (0x1U << EXTI_IMR_MR13_Pos) /*!< 0x00002000 */
6362 #define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk /*!< Interrupt Mask on line 13 */
6363 #define EXTI_IMR_MR14_Pos (14U)
6364 #define EXTI_IMR_MR14_Msk (0x1U << EXTI_IMR_MR14_Pos) /*!< 0x00004000 */
6365 #define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk /*!< Interrupt Mask on line 14 */
6366 #define EXTI_IMR_MR15_Pos (15U)
6367 #define EXTI_IMR_MR15_Msk (0x1U << EXTI_IMR_MR15_Pos) /*!< 0x00008000 */
6368 #define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk /*!< Interrupt Mask on line 15 */
6369 #define EXTI_IMR_MR16_Pos (16U)
6370 #define EXTI_IMR_MR16_Msk (0x1U << EXTI_IMR_MR16_Pos) /*!< 0x00010000 */
6371 #define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk /*!< Interrupt Mask on line 16 */
6372 #define EXTI_IMR_MR17_Pos (17U)
6373 #define EXTI_IMR_MR17_Msk (0x1U << EXTI_IMR_MR17_Pos) /*!< 0x00020000 */
6374 #define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk /*!< Interrupt Mask on line 17 */
6375 #define EXTI_IMR_MR18_Pos (18U)
6376 #define EXTI_IMR_MR18_Msk (0x1U << EXTI_IMR_MR18_Pos) /*!< 0x00040000 */
6377 #define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk /*!< Interrupt Mask on line 18 */
6378 #define EXTI_IMR_MR19_Pos (19U)
6379 #define EXTI_IMR_MR19_Msk (0x1U << EXTI_IMR_MR19_Pos) /*!< 0x00080000 */
6380 #define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk /*!< Interrupt Mask on line 19 */
6381 #define EXTI_IMR_MR20_Pos (20U)
6382 #define EXTI_IMR_MR20_Msk (0x1U << EXTI_IMR_MR20_Pos) /*!< 0x00100000 */
6383 #define EXTI_IMR_MR20 EXTI_IMR_MR20_Msk /*!< Interrupt Mask on line 20 */
6384 #define EXTI_IMR_MR21_Pos (21U)
6385 #define EXTI_IMR_MR21_Msk (0x1U << EXTI_IMR_MR21_Pos) /*!< 0x00200000 */
6386 #define EXTI_IMR_MR21 EXTI_IMR_MR21_Msk /*!< Interrupt Mask on line 21 */
6387 #define EXTI_IMR_MR22_Pos (22U)
6388 #define EXTI_IMR_MR22_Msk (0x1U << EXTI_IMR_MR22_Pos) /*!< 0x00400000 */
6389 #define EXTI_IMR_MR22 EXTI_IMR_MR22_Msk /*!< Interrupt Mask on line 22 */
6390 #define EXTI_IMR_MR23_Pos (23U)
6391 #define EXTI_IMR_MR23_Msk (0x1U << EXTI_IMR_MR23_Pos) /*!< 0x00800000 */
6392 #define EXTI_IMR_MR23 EXTI_IMR_MR23_Msk /*!< Interrupt Mask on line 23 */
6393
6394 /* Reference Defines */
6395 #define EXTI_IMR_IM0 EXTI_IMR_MR0
6396 #define EXTI_IMR_IM1 EXTI_IMR_MR1
6397 #define EXTI_IMR_IM2 EXTI_IMR_MR2
6398 #define EXTI_IMR_IM3 EXTI_IMR_MR3
6399 #define EXTI_IMR_IM4 EXTI_IMR_MR4
6400 #define EXTI_IMR_IM5 EXTI_IMR_MR5
6401 #define EXTI_IMR_IM6 EXTI_IMR_MR6
6402 #define EXTI_IMR_IM7 EXTI_IMR_MR7
6403 #define EXTI_IMR_IM8 EXTI_IMR_MR8
6404 #define EXTI_IMR_IM9 EXTI_IMR_MR9
6405 #define EXTI_IMR_IM10 EXTI_IMR_MR10
6406 #define EXTI_IMR_IM11 EXTI_IMR_MR11
6407 #define EXTI_IMR_IM12 EXTI_IMR_MR12
6408 #define EXTI_IMR_IM13 EXTI_IMR_MR13
6409 #define EXTI_IMR_IM14 EXTI_IMR_MR14
6410 #define EXTI_IMR_IM15 EXTI_IMR_MR15
6411 #define EXTI_IMR_IM16 EXTI_IMR_MR16
6412 #define EXTI_IMR_IM17 EXTI_IMR_MR17
6413 #define EXTI_IMR_IM18 EXTI_IMR_MR18
6414 #define EXTI_IMR_IM19 EXTI_IMR_MR19
6415 #define EXTI_IMR_IM20 EXTI_IMR_MR20
6416 #define EXTI_IMR_IM21 EXTI_IMR_MR21
6417 #define EXTI_IMR_IM22 EXTI_IMR_MR22
6418 #define EXTI_IMR_IM23 EXTI_IMR_MR23
6419 #define EXTI_IMR_IM_Pos (0U)
6420 #define EXTI_IMR_IM_Msk (0xFFFFFFU << EXTI_IMR_IM_Pos) /*!< 0x00FFFFFF */
6421 #define EXTI_IMR_IM EXTI_IMR_IM_Msk /*!< Interrupt Mask All */
6422
6423 /******************* Bit definition for EXTI_EMR register *******************/
6424 #define EXTI_EMR_MR0_Pos (0U)
6425 #define EXTI_EMR_MR0_Msk (0x1U << EXTI_EMR_MR0_Pos) /*!< 0x00000001 */
6426 #define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk /*!< Event Mask on line 0 */
6427 #define EXTI_EMR_MR1_Pos (1U)
6428 #define EXTI_EMR_MR1_Msk (0x1U << EXTI_EMR_MR1_Pos) /*!< 0x00000002 */
6429 #define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk /*!< Event Mask on line 1 */
6430 #define EXTI_EMR_MR2_Pos (2U)
6431 #define EXTI_EMR_MR2_Msk (0x1U << EXTI_EMR_MR2_Pos) /*!< 0x00000004 */
6432 #define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk /*!< Event Mask on line 2 */
6433 #define EXTI_EMR_MR3_Pos (3U)
6434 #define EXTI_EMR_MR3_Msk (0x1U << EXTI_EMR_MR3_Pos) /*!< 0x00000008 */
6435 #define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk /*!< Event Mask on line 3 */
6436 #define EXTI_EMR_MR4_Pos (4U)
6437 #define EXTI_EMR_MR4_Msk (0x1U << EXTI_EMR_MR4_Pos) /*!< 0x00000010 */
6438 #define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk /*!< Event Mask on line 4 */
6439 #define EXTI_EMR_MR5_Pos (5U)
6440 #define EXTI_EMR_MR5_Msk (0x1U << EXTI_EMR_MR5_Pos) /*!< 0x00000020 */
6441 #define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk /*!< Event Mask on line 5 */
6442 #define EXTI_EMR_MR6_Pos (6U)
6443 #define EXTI_EMR_MR6_Msk (0x1U << EXTI_EMR_MR6_Pos) /*!< 0x00000040 */
6444 #define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk /*!< Event Mask on line 6 */
6445 #define EXTI_EMR_MR7_Pos (7U)
6446 #define EXTI_EMR_MR7_Msk (0x1U << EXTI_EMR_MR7_Pos) /*!< 0x00000080 */
6447 #define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk /*!< Event Mask on line 7 */
6448 #define EXTI_EMR_MR8_Pos (8U)
6449 #define EXTI_EMR_MR8_Msk (0x1U << EXTI_EMR_MR8_Pos) /*!< 0x00000100 */
6450 #define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk /*!< Event Mask on line 8 */
6451 #define EXTI_EMR_MR9_Pos (9U)
6452 #define EXTI_EMR_MR9_Msk (0x1U << EXTI_EMR_MR9_Pos) /*!< 0x00000200 */
6453 #define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk /*!< Event Mask on line 9 */
6454 #define EXTI_EMR_MR10_Pos (10U)
6455 #define EXTI_EMR_MR10_Msk (0x1U << EXTI_EMR_MR10_Pos) /*!< 0x00000400 */
6456 #define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk /*!< Event Mask on line 10 */
6457 #define EXTI_EMR_MR11_Pos (11U)
6458 #define EXTI_EMR_MR11_Msk (0x1U << EXTI_EMR_MR11_Pos) /*!< 0x00000800 */
6459 #define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk /*!< Event Mask on line 11 */
6460 #define EXTI_EMR_MR12_Pos (12U)
6461 #define EXTI_EMR_MR12_Msk (0x1U << EXTI_EMR_MR12_Pos) /*!< 0x00001000 */
6462 #define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk /*!< Event Mask on line 12 */
6463 #define EXTI_EMR_MR13_Pos (13U)
6464 #define EXTI_EMR_MR13_Msk (0x1U << EXTI_EMR_MR13_Pos) /*!< 0x00002000 */
6465 #define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk /*!< Event Mask on line 13 */
6466 #define EXTI_EMR_MR14_Pos (14U)
6467 #define EXTI_EMR_MR14_Msk (0x1U << EXTI_EMR_MR14_Pos) /*!< 0x00004000 */
6468 #define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk /*!< Event Mask on line 14 */
6469 #define EXTI_EMR_MR15_Pos (15U)
6470 #define EXTI_EMR_MR15_Msk (0x1U << EXTI_EMR_MR15_Pos) /*!< 0x00008000 */
6471 #define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk /*!< Event Mask on line 15 */
6472 #define EXTI_EMR_MR16_Pos (16U)
6473 #define EXTI_EMR_MR16_Msk (0x1U << EXTI_EMR_MR16_Pos) /*!< 0x00010000 */
6474 #define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk /*!< Event Mask on line 16 */
6475 #define EXTI_EMR_MR17_Pos (17U)
6476 #define EXTI_EMR_MR17_Msk (0x1U << EXTI_EMR_MR17_Pos) /*!< 0x00020000 */
6477 #define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk /*!< Event Mask on line 17 */
6478 #define EXTI_EMR_MR18_Pos (18U)
6479 #define EXTI_EMR_MR18_Msk (0x1U << EXTI_EMR_MR18_Pos) /*!< 0x00040000 */
6480 #define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk /*!< Event Mask on line 18 */
6481 #define EXTI_EMR_MR19_Pos (19U)
6482 #define EXTI_EMR_MR19_Msk (0x1U << EXTI_EMR_MR19_Pos) /*!< 0x00080000 */
6483 #define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk /*!< Event Mask on line 19 */
6484 #define EXTI_EMR_MR20_Pos (20U)
6485 #define EXTI_EMR_MR20_Msk (0x1U << EXTI_EMR_MR20_Pos) /*!< 0x00100000 */
6486 #define EXTI_EMR_MR20 EXTI_EMR_MR20_Msk /*!< Event Mask on line 20 */
6487 #define EXTI_EMR_MR21_Pos (21U)
6488 #define EXTI_EMR_MR21_Msk (0x1U << EXTI_EMR_MR21_Pos) /*!< 0x00200000 */
6489 #define EXTI_EMR_MR21 EXTI_EMR_MR21_Msk /*!< Event Mask on line 21 */
6490 #define EXTI_EMR_MR22_Pos (22U)
6491 #define EXTI_EMR_MR22_Msk (0x1U << EXTI_EMR_MR22_Pos) /*!< 0x00400000 */
6492 #define EXTI_EMR_MR22 EXTI_EMR_MR22_Msk /*!< Event Mask on line 22 */
6493 #define EXTI_EMR_MR23_Pos (23U)
6494 #define EXTI_EMR_MR23_Msk (0x1U << EXTI_EMR_MR23_Pos) /*!< 0x00800000 */
6495 #define EXTI_EMR_MR23 EXTI_EMR_MR23_Msk /*!< Event Mask on line 23 */
6496
6497 /* Reference Defines */
6498 #define EXTI_EMR_EM0 EXTI_EMR_MR0
6499 #define EXTI_EMR_EM1 EXTI_EMR_MR1
6500 #define EXTI_EMR_EM2 EXTI_EMR_MR2
6501 #define EXTI_EMR_EM3 EXTI_EMR_MR3
6502 #define EXTI_EMR_EM4 EXTI_EMR_MR4
6503 #define EXTI_EMR_EM5 EXTI_EMR_MR5
6504 #define EXTI_EMR_EM6 EXTI_EMR_MR6
6505 #define EXTI_EMR_EM7 EXTI_EMR_MR7
6506 #define EXTI_EMR_EM8 EXTI_EMR_MR8
6507 #define EXTI_EMR_EM9 EXTI_EMR_MR9
6508 #define EXTI_EMR_EM10 EXTI_EMR_MR10
6509 #define EXTI_EMR_EM11 EXTI_EMR_MR11
6510 #define EXTI_EMR_EM12 EXTI_EMR_MR12
6511 #define EXTI_EMR_EM13 EXTI_EMR_MR13
6512 #define EXTI_EMR_EM14 EXTI_EMR_MR14
6513 #define EXTI_EMR_EM15 EXTI_EMR_MR15
6514 #define EXTI_EMR_EM16 EXTI_EMR_MR16
6515 #define EXTI_EMR_EM17 EXTI_EMR_MR17
6516 #define EXTI_EMR_EM18 EXTI_EMR_MR18
6517 #define EXTI_EMR_EM19 EXTI_EMR_MR19
6518 #define EXTI_EMR_EM20 EXTI_EMR_MR20
6519 #define EXTI_EMR_EM21 EXTI_EMR_MR21
6520 #define EXTI_EMR_EM22 EXTI_EMR_MR22
6521 #define EXTI_EMR_EM23 EXTI_EMR_MR23
6522
6523 /****************** Bit definition for EXTI_RTSR register *******************/
6524 #define EXTI_RTSR_TR0_Pos (0U)
6525 #define EXTI_RTSR_TR0_Msk (0x1U << EXTI_RTSR_TR0_Pos) /*!< 0x00000001 */
6526 #define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk /*!< Rising trigger event configuration bit of line 0 */
6527 #define EXTI_RTSR_TR1_Pos (1U)
6528 #define EXTI_RTSR_TR1_Msk (0x1U << EXTI_RTSR_TR1_Pos) /*!< 0x00000002 */
6529 #define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk /*!< Rising trigger event configuration bit of line 1 */
6530 #define EXTI_RTSR_TR2_Pos (2U)
6531 #define EXTI_RTSR_TR2_Msk (0x1U << EXTI_RTSR_TR2_Pos) /*!< 0x00000004 */
6532 #define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk /*!< Rising trigger event configuration bit of line 2 */
6533 #define EXTI_RTSR_TR3_Pos (3U)
6534 #define EXTI_RTSR_TR3_Msk (0x1U << EXTI_RTSR_TR3_Pos) /*!< 0x00000008 */
6535 #define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk /*!< Rising trigger event configuration bit of line 3 */
6536 #define EXTI_RTSR_TR4_Pos (4U)
6537 #define EXTI_RTSR_TR4_Msk (0x1U << EXTI_RTSR_TR4_Pos) /*!< 0x00000010 */
6538 #define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk /*!< Rising trigger event configuration bit of line 4 */
6539 #define EXTI_RTSR_TR5_Pos (5U)
6540 #define EXTI_RTSR_TR5_Msk (0x1U << EXTI_RTSR_TR5_Pos) /*!< 0x00000020 */
6541 #define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk /*!< Rising trigger event configuration bit of line 5 */
6542 #define EXTI_RTSR_TR6_Pos (6U)
6543 #define EXTI_RTSR_TR6_Msk (0x1U << EXTI_RTSR_TR6_Pos) /*!< 0x00000040 */
6544 #define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk /*!< Rising trigger event configuration bit of line 6 */
6545 #define EXTI_RTSR_TR7_Pos (7U)
6546 #define EXTI_RTSR_TR7_Msk (0x1U << EXTI_RTSR_TR7_Pos) /*!< 0x00000080 */
6547 #define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk /*!< Rising trigger event configuration bit of line 7 */
6548 #define EXTI_RTSR_TR8_Pos (8U)
6549 #define EXTI_RTSR_TR8_Msk (0x1U << EXTI_RTSR_TR8_Pos) /*!< 0x00000100 */
6550 #define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk /*!< Rising trigger event configuration bit of line 8 */
6551 #define EXTI_RTSR_TR9_Pos (9U)
6552 #define EXTI_RTSR_TR9_Msk (0x1U << EXTI_RTSR_TR9_Pos) /*!< 0x00000200 */
6553 #define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk /*!< Rising trigger event configuration bit of line 9 */
6554 #define EXTI_RTSR_TR10_Pos (10U)
6555 #define EXTI_RTSR_TR10_Msk (0x1U << EXTI_RTSR_TR10_Pos) /*!< 0x00000400 */
6556 #define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk /*!< Rising trigger event configuration bit of line 10 */
6557 #define EXTI_RTSR_TR11_Pos (11U)
6558 #define EXTI_RTSR_TR11_Msk (0x1U << EXTI_RTSR_TR11_Pos) /*!< 0x00000800 */
6559 #define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk /*!< Rising trigger event configuration bit of line 11 */
6560 #define EXTI_RTSR_TR12_Pos (12U)
6561 #define EXTI_RTSR_TR12_Msk (0x1U << EXTI_RTSR_TR12_Pos) /*!< 0x00001000 */
6562 #define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk /*!< Rising trigger event configuration bit of line 12 */
6563 #define EXTI_RTSR_TR13_Pos (13U)
6564 #define EXTI_RTSR_TR13_Msk (0x1U << EXTI_RTSR_TR13_Pos) /*!< 0x00002000 */
6565 #define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk /*!< Rising trigger event configuration bit of line 13 */
6566 #define EXTI_RTSR_TR14_Pos (14U)
6567 #define EXTI_RTSR_TR14_Msk (0x1U << EXTI_RTSR_TR14_Pos) /*!< 0x00004000 */
6568 #define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk /*!< Rising trigger event configuration bit of line 14 */
6569 #define EXTI_RTSR_TR15_Pos (15U)
6570 #define EXTI_RTSR_TR15_Msk (0x1U << EXTI_RTSR_TR15_Pos) /*!< 0x00008000 */
6571 #define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk /*!< Rising trigger event configuration bit of line 15 */
6572 #define EXTI_RTSR_TR16_Pos (16U)
6573 #define EXTI_RTSR_TR16_Msk (0x1U << EXTI_RTSR_TR16_Pos) /*!< 0x00010000 */
6574 #define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk /*!< Rising trigger event configuration bit of line 16 */
6575 #define EXTI_RTSR_TR17_Pos (17U)
6576 #define EXTI_RTSR_TR17_Msk (0x1U << EXTI_RTSR_TR17_Pos) /*!< 0x00020000 */
6577 #define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk /*!< Rising trigger event configuration bit of line 17 */
6578 #define EXTI_RTSR_TR18_Pos (18U)
6579 #define EXTI_RTSR_TR18_Msk (0x1U << EXTI_RTSR_TR18_Pos) /*!< 0x00040000 */
6580 #define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk /*!< Rising trigger event configuration bit of line 18 */
6581 #define EXTI_RTSR_TR19_Pos (19U)
6582 #define EXTI_RTSR_TR19_Msk (0x1U << EXTI_RTSR_TR19_Pos) /*!< 0x00080000 */
6583 #define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk /*!< Rising trigger event configuration bit of line 19 */
6584 #define EXTI_RTSR_TR20_Pos (20U)
6585 #define EXTI_RTSR_TR20_Msk (0x1U << EXTI_RTSR_TR20_Pos) /*!< 0x00100000 */
6586 #define EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk /*!< Rising trigger event configuration bit of line 20 */
6587 #define EXTI_RTSR_TR21_Pos (21U)
6588 #define EXTI_RTSR_TR21_Msk (0x1U << EXTI_RTSR_TR21_Pos) /*!< 0x00200000 */
6589 #define EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk /*!< Rising trigger event configuration bit of line 21 */
6590 #define EXTI_RTSR_TR22_Pos (22U)
6591 #define EXTI_RTSR_TR22_Msk (0x1U << EXTI_RTSR_TR22_Pos) /*!< 0x00400000 */
6592 #define EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk /*!< Rising trigger event configuration bit of line 22 */
6593 #define EXTI_RTSR_TR23_Pos (23U)
6594 #define EXTI_RTSR_TR23_Msk (0x1U << EXTI_RTSR_TR23_Pos) /*!< 0x00800000 */
6595 #define EXTI_RTSR_TR23 EXTI_RTSR_TR23_Msk /*!< Rising trigger event configuration bit of line 23 */
6596
6597 /****************** Bit definition for EXTI_FTSR register *******************/
6598 #define EXTI_FTSR_TR0_Pos (0U)
6599 #define EXTI_FTSR_TR0_Msk (0x1U << EXTI_FTSR_TR0_Pos) /*!< 0x00000001 */
6600 #define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk /*!< Falling trigger event configuration bit of line 0 */
6601 #define EXTI_FTSR_TR1_Pos (1U)
6602 #define EXTI_FTSR_TR1_Msk (0x1U << EXTI_FTSR_TR1_Pos) /*!< 0x00000002 */
6603 #define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk /*!< Falling trigger event configuration bit of line 1 */
6604 #define EXTI_FTSR_TR2_Pos (2U)
6605 #define EXTI_FTSR_TR2_Msk (0x1U << EXTI_FTSR_TR2_Pos) /*!< 0x00000004 */
6606 #define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk /*!< Falling trigger event configuration bit of line 2 */
6607 #define EXTI_FTSR_TR3_Pos (3U)
6608 #define EXTI_FTSR_TR3_Msk (0x1U << EXTI_FTSR_TR3_Pos) /*!< 0x00000008 */
6609 #define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk /*!< Falling trigger event configuration bit of line 3 */
6610 #define EXTI_FTSR_TR4_Pos (4U)
6611 #define EXTI_FTSR_TR4_Msk (0x1U << EXTI_FTSR_TR4_Pos) /*!< 0x00000010 */
6612 #define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk /*!< Falling trigger event configuration bit of line 4 */
6613 #define EXTI_FTSR_TR5_Pos (5U)
6614 #define EXTI_FTSR_TR5_Msk (0x1U << EXTI_FTSR_TR5_Pos) /*!< 0x00000020 */
6615 #define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk /*!< Falling trigger event configuration bit of line 5 */
6616 #define EXTI_FTSR_TR6_Pos (6U)
6617 #define EXTI_FTSR_TR6_Msk (0x1U << EXTI_FTSR_TR6_Pos) /*!< 0x00000040 */
6618 #define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk /*!< Falling trigger event configuration bit of line 6 */
6619 #define EXTI_FTSR_TR7_Pos (7U)
6620 #define EXTI_FTSR_TR7_Msk (0x1U << EXTI_FTSR_TR7_Pos) /*!< 0x00000080 */
6621 #define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk /*!< Falling trigger event configuration bit of line 7 */
6622 #define EXTI_FTSR_TR8_Pos (8U)
6623 #define EXTI_FTSR_TR8_Msk (0x1U << EXTI_FTSR_TR8_Pos) /*!< 0x00000100 */
6624 #define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk /*!< Falling trigger event configuration bit of line 8 */
6625 #define EXTI_FTSR_TR9_Pos (9U)
6626 #define EXTI_FTSR_TR9_Msk (0x1U << EXTI_FTSR_TR9_Pos) /*!< 0x00000200 */
6627 #define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk /*!< Falling trigger event configuration bit of line 9 */
6628 #define EXTI_FTSR_TR10_Pos (10U)
6629 #define EXTI_FTSR_TR10_Msk (0x1U << EXTI_FTSR_TR10_Pos) /*!< 0x00000400 */
6630 #define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk /*!< Falling trigger event configuration bit of line 10 */
6631 #define EXTI_FTSR_TR11_Pos (11U)
6632 #define EXTI_FTSR_TR11_Msk (0x1U << EXTI_FTSR_TR11_Pos) /*!< 0x00000800 */
6633 #define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk /*!< Falling trigger event configuration bit of line 11 */
6634 #define EXTI_FTSR_TR12_Pos (12U)
6635 #define EXTI_FTSR_TR12_Msk (0x1U << EXTI_FTSR_TR12_Pos) /*!< 0x00001000 */
6636 #define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk /*!< Falling trigger event configuration bit of line 12 */
6637 #define EXTI_FTSR_TR13_Pos (13U)
6638 #define EXTI_FTSR_TR13_Msk (0x1U << EXTI_FTSR_TR13_Pos) /*!< 0x00002000 */
6639 #define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk /*!< Falling trigger event configuration bit of line 13 */
6640 #define EXTI_FTSR_TR14_Pos (14U)
6641 #define EXTI_FTSR_TR14_Msk (0x1U << EXTI_FTSR_TR14_Pos) /*!< 0x00004000 */
6642 #define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk /*!< Falling trigger event configuration bit of line 14 */
6643 #define EXTI_FTSR_TR15_Pos (15U)
6644 #define EXTI_FTSR_TR15_Msk (0x1U << EXTI_FTSR_TR15_Pos) /*!< 0x00008000 */
6645 #define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk /*!< Falling trigger event configuration bit of line 15 */
6646 #define EXTI_FTSR_TR16_Pos (16U)
6647 #define EXTI_FTSR_TR16_Msk (0x1U << EXTI_FTSR_TR16_Pos) /*!< 0x00010000 */
6648 #define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk /*!< Falling trigger event configuration bit of line 16 */
6649 #define EXTI_FTSR_TR17_Pos (17U)
6650 #define EXTI_FTSR_TR17_Msk (0x1U << EXTI_FTSR_TR17_Pos) /*!< 0x00020000 */
6651 #define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk /*!< Falling trigger event configuration bit of line 17 */
6652 #define EXTI_FTSR_TR18_Pos (18U)
6653 #define EXTI_FTSR_TR18_Msk (0x1U << EXTI_FTSR_TR18_Pos) /*!< 0x00040000 */
6654 #define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk /*!< Falling trigger event configuration bit of line 18 */
6655 #define EXTI_FTSR_TR19_Pos (19U)
6656 #define EXTI_FTSR_TR19_Msk (0x1U << EXTI_FTSR_TR19_Pos) /*!< 0x00080000 */
6657 #define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk /*!< Falling trigger event configuration bit of line 19 */
6658 #define EXTI_FTSR_TR20_Pos (20U)
6659 #define EXTI_FTSR_TR20_Msk (0x1U << EXTI_FTSR_TR20_Pos) /*!< 0x00100000 */
6660 #define EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk /*!< Falling trigger event configuration bit of line 20 */
6661 #define EXTI_FTSR_TR21_Pos (21U)
6662 #define EXTI_FTSR_TR21_Msk (0x1U << EXTI_FTSR_TR21_Pos) /*!< 0x00200000 */
6663 #define EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk /*!< Falling trigger event configuration bit of line 21 */
6664 #define EXTI_FTSR_TR22_Pos (22U)
6665 #define EXTI_FTSR_TR22_Msk (0x1U << EXTI_FTSR_TR22_Pos) /*!< 0x00400000 */
6666 #define EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk /*!< Falling trigger event configuration bit of line 22 */
6667 #define EXTI_FTSR_TR23_Pos (23U)
6668 #define EXTI_FTSR_TR23_Msk (0x1U << EXTI_FTSR_TR23_Pos) /*!< 0x00800000 */
6669 #define EXTI_FTSR_TR23 EXTI_FTSR_TR23_Msk /*!< Falling trigger event configuration bit of line 23 */
6670
6671 /****************** Bit definition for EXTI_SWIER register ******************/
6672 #define EXTI_SWIER_SWIER0_Pos (0U)
6673 #define EXTI_SWIER_SWIER0_Msk (0x1U << EXTI_SWIER_SWIER0_Pos) /*!< 0x00000001 */
6674 #define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk /*!< Software Interrupt on line 0 */
6675 #define EXTI_SWIER_SWIER1_Pos (1U)
6676 #define EXTI_SWIER_SWIER1_Msk (0x1U << EXTI_SWIER_SWIER1_Pos) /*!< 0x00000002 */
6677 #define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk /*!< Software Interrupt on line 1 */
6678 #define EXTI_SWIER_SWIER2_Pos (2U)
6679 #define EXTI_SWIER_SWIER2_Msk (0x1U << EXTI_SWIER_SWIER2_Pos) /*!< 0x00000004 */
6680 #define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk /*!< Software Interrupt on line 2 */
6681 #define EXTI_SWIER_SWIER3_Pos (3U)
6682 #define EXTI_SWIER_SWIER3_Msk (0x1U << EXTI_SWIER_SWIER3_Pos) /*!< 0x00000008 */
6683 #define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk /*!< Software Interrupt on line 3 */
6684 #define EXTI_SWIER_SWIER4_Pos (4U)
6685 #define EXTI_SWIER_SWIER4_Msk (0x1U << EXTI_SWIER_SWIER4_Pos) /*!< 0x00000010 */
6686 #define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk /*!< Software Interrupt on line 4 */
6687 #define EXTI_SWIER_SWIER5_Pos (5U)
6688 #define EXTI_SWIER_SWIER5_Msk (0x1U << EXTI_SWIER_SWIER5_Pos) /*!< 0x00000020 */
6689 #define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk /*!< Software Interrupt on line 5 */
6690 #define EXTI_SWIER_SWIER6_Pos (6U)
6691 #define EXTI_SWIER_SWIER6_Msk (0x1U << EXTI_SWIER_SWIER6_Pos) /*!< 0x00000040 */
6692 #define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk /*!< Software Interrupt on line 6 */
6693 #define EXTI_SWIER_SWIER7_Pos (7U)
6694 #define EXTI_SWIER_SWIER7_Msk (0x1U << EXTI_SWIER_SWIER7_Pos) /*!< 0x00000080 */
6695 #define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk /*!< Software Interrupt on line 7 */
6696 #define EXTI_SWIER_SWIER8_Pos (8U)
6697 #define EXTI_SWIER_SWIER8_Msk (0x1U << EXTI_SWIER_SWIER8_Pos) /*!< 0x00000100 */
6698 #define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk /*!< Software Interrupt on line 8 */
6699 #define EXTI_SWIER_SWIER9_Pos (9U)
6700 #define EXTI_SWIER_SWIER9_Msk (0x1U << EXTI_SWIER_SWIER9_Pos) /*!< 0x00000200 */
6701 #define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk /*!< Software Interrupt on line 9 */
6702 #define EXTI_SWIER_SWIER10_Pos (10U)
6703 #define EXTI_SWIER_SWIER10_Msk (0x1U << EXTI_SWIER_SWIER10_Pos) /*!< 0x00000400 */
6704 #define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk /*!< Software Interrupt on line 10 */
6705 #define EXTI_SWIER_SWIER11_Pos (11U)
6706 #define EXTI_SWIER_SWIER11_Msk (0x1U << EXTI_SWIER_SWIER11_Pos) /*!< 0x00000800 */
6707 #define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk /*!< Software Interrupt on line 11 */
6708 #define EXTI_SWIER_SWIER12_Pos (12U)
6709 #define EXTI_SWIER_SWIER12_Msk (0x1U << EXTI_SWIER_SWIER12_Pos) /*!< 0x00001000 */
6710 #define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk /*!< Software Interrupt on line 12 */
6711 #define EXTI_SWIER_SWIER13_Pos (13U)
6712 #define EXTI_SWIER_SWIER13_Msk (0x1U << EXTI_SWIER_SWIER13_Pos) /*!< 0x00002000 */
6713 #define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk /*!< Software Interrupt on line 13 */
6714 #define EXTI_SWIER_SWIER14_Pos (14U)
6715 #define EXTI_SWIER_SWIER14_Msk (0x1U << EXTI_SWIER_SWIER14_Pos) /*!< 0x00004000 */
6716 #define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk /*!< Software Interrupt on line 14 */
6717 #define EXTI_SWIER_SWIER15_Pos (15U)
6718 #define EXTI_SWIER_SWIER15_Msk (0x1U << EXTI_SWIER_SWIER15_Pos) /*!< 0x00008000 */
6719 #define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk /*!< Software Interrupt on line 15 */
6720 #define EXTI_SWIER_SWIER16_Pos (16U)
6721 #define EXTI_SWIER_SWIER16_Msk (0x1U << EXTI_SWIER_SWIER16_Pos) /*!< 0x00010000 */
6722 #define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk /*!< Software Interrupt on line 16 */
6723 #define EXTI_SWIER_SWIER17_Pos (17U)
6724 #define EXTI_SWIER_SWIER17_Msk (0x1U << EXTI_SWIER_SWIER17_Pos) /*!< 0x00020000 */
6725 #define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk /*!< Software Interrupt on line 17 */
6726 #define EXTI_SWIER_SWIER18_Pos (18U)
6727 #define EXTI_SWIER_SWIER18_Msk (0x1U << EXTI_SWIER_SWIER18_Pos) /*!< 0x00040000 */
6728 #define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk /*!< Software Interrupt on line 18 */
6729 #define EXTI_SWIER_SWIER19_Pos (19U)
6730 #define EXTI_SWIER_SWIER19_Msk (0x1U << EXTI_SWIER_SWIER19_Pos) /*!< 0x00080000 */
6731 #define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk /*!< Software Interrupt on line 19 */
6732 #define EXTI_SWIER_SWIER20_Pos (20U)
6733 #define EXTI_SWIER_SWIER20_Msk (0x1U << EXTI_SWIER_SWIER20_Pos) /*!< 0x00100000 */
6734 #define EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk /*!< Software Interrupt on line 20 */
6735 #define EXTI_SWIER_SWIER21_Pos (21U)
6736 #define EXTI_SWIER_SWIER21_Msk (0x1U << EXTI_SWIER_SWIER21_Pos) /*!< 0x00200000 */
6737 #define EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk /*!< Software Interrupt on line 21 */
6738 #define EXTI_SWIER_SWIER22_Pos (22U)
6739 #define EXTI_SWIER_SWIER22_Msk (0x1U << EXTI_SWIER_SWIER22_Pos) /*!< 0x00400000 */
6740 #define EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk /*!< Software Interrupt on line 22 */
6741 #define EXTI_SWIER_SWIER23_Pos (23U)
6742 #define EXTI_SWIER_SWIER23_Msk (0x1U << EXTI_SWIER_SWIER23_Pos) /*!< 0x00800000 */
6743 #define EXTI_SWIER_SWIER23 EXTI_SWIER_SWIER23_Msk /*!< Software Interrupt on line 23 */
6744
6745 /******************* Bit definition for EXTI_PR register ********************/
6746 #define EXTI_PR_PR0_Pos (0U)
6747 #define EXTI_PR_PR0_Msk (0x1U << EXTI_PR_PR0_Pos) /*!< 0x00000001 */
6748 #define EXTI_PR_PR0 EXTI_PR_PR0_Msk /*!< Pending bit for line 0 */
6749 #define EXTI_PR_PR1_Pos (1U)
6750 #define EXTI_PR_PR1_Msk (0x1U << EXTI_PR_PR1_Pos) /*!< 0x00000002 */
6751 #define EXTI_PR_PR1 EXTI_PR_PR1_Msk /*!< Pending bit for line 1 */
6752 #define EXTI_PR_PR2_Pos (2U)
6753 #define EXTI_PR_PR2_Msk (0x1U << EXTI_PR_PR2_Pos) /*!< 0x00000004 */
6754 #define EXTI_PR_PR2 EXTI_PR_PR2_Msk /*!< Pending bit for line 2 */
6755 #define EXTI_PR_PR3_Pos (3U)
6756 #define EXTI_PR_PR3_Msk (0x1U << EXTI_PR_PR3_Pos) /*!< 0x00000008 */
6757 #define EXTI_PR_PR3 EXTI_PR_PR3_Msk /*!< Pending bit for line 3 */
6758 #define EXTI_PR_PR4_Pos (4U)
6759 #define EXTI_PR_PR4_Msk (0x1U << EXTI_PR_PR4_Pos) /*!< 0x00000010 */
6760 #define EXTI_PR_PR4 EXTI_PR_PR4_Msk /*!< Pending bit for line 4 */
6761 #define EXTI_PR_PR5_Pos (5U)
6762 #define EXTI_PR_PR5_Msk (0x1U << EXTI_PR_PR5_Pos) /*!< 0x00000020 */
6763 #define EXTI_PR_PR5 EXTI_PR_PR5_Msk /*!< Pending bit for line 5 */
6764 #define EXTI_PR_PR6_Pos (6U)
6765 #define EXTI_PR_PR6_Msk (0x1U << EXTI_PR_PR6_Pos) /*!< 0x00000040 */
6766 #define EXTI_PR_PR6 EXTI_PR_PR6_Msk /*!< Pending bit for line 6 */
6767 #define EXTI_PR_PR7_Pos (7U)
6768 #define EXTI_PR_PR7_Msk (0x1U << EXTI_PR_PR7_Pos) /*!< 0x00000080 */
6769 #define EXTI_PR_PR7 EXTI_PR_PR7_Msk /*!< Pending bit for line 7 */
6770 #define EXTI_PR_PR8_Pos (8U)
6771 #define EXTI_PR_PR8_Msk (0x1U << EXTI_PR_PR8_Pos) /*!< 0x00000100 */
6772 #define EXTI_PR_PR8 EXTI_PR_PR8_Msk /*!< Pending bit for line 8 */
6773 #define EXTI_PR_PR9_Pos (9U)
6774 #define EXTI_PR_PR9_Msk (0x1U << EXTI_PR_PR9_Pos) /*!< 0x00000200 */
6775 #define EXTI_PR_PR9 EXTI_PR_PR9_Msk /*!< Pending bit for line 9 */
6776 #define EXTI_PR_PR10_Pos (10U)
6777 #define EXTI_PR_PR10_Msk (0x1U << EXTI_PR_PR10_Pos) /*!< 0x00000400 */
6778 #define EXTI_PR_PR10 EXTI_PR_PR10_Msk /*!< Pending bit for line 10 */
6779 #define EXTI_PR_PR11_Pos (11U)
6780 #define EXTI_PR_PR11_Msk (0x1U << EXTI_PR_PR11_Pos) /*!< 0x00000800 */
6781 #define EXTI_PR_PR11 EXTI_PR_PR11_Msk /*!< Pending bit for line 11 */
6782 #define EXTI_PR_PR12_Pos (12U)
6783 #define EXTI_PR_PR12_Msk (0x1U << EXTI_PR_PR12_Pos) /*!< 0x00001000 */
6784 #define EXTI_PR_PR12 EXTI_PR_PR12_Msk /*!< Pending bit for line 12 */
6785 #define EXTI_PR_PR13_Pos (13U)
6786 #define EXTI_PR_PR13_Msk (0x1U << EXTI_PR_PR13_Pos) /*!< 0x00002000 */
6787 #define EXTI_PR_PR13 EXTI_PR_PR13_Msk /*!< Pending bit for line 13 */
6788 #define EXTI_PR_PR14_Pos (14U)
6789 #define EXTI_PR_PR14_Msk (0x1U << EXTI_PR_PR14_Pos) /*!< 0x00004000 */
6790 #define EXTI_PR_PR14 EXTI_PR_PR14_Msk /*!< Pending bit for line 14 */
6791 #define EXTI_PR_PR15_Pos (15U)
6792 #define EXTI_PR_PR15_Msk (0x1U << EXTI_PR_PR15_Pos) /*!< 0x00008000 */
6793 #define EXTI_PR_PR15 EXTI_PR_PR15_Msk /*!< Pending bit for line 15 */
6794 #define EXTI_PR_PR16_Pos (16U)
6795 #define EXTI_PR_PR16_Msk (0x1U << EXTI_PR_PR16_Pos) /*!< 0x00010000 */
6796 #define EXTI_PR_PR16 EXTI_PR_PR16_Msk /*!< Pending bit for line 16 */
6797 #define EXTI_PR_PR17_Pos (17U)
6798 #define EXTI_PR_PR17_Msk (0x1U << EXTI_PR_PR17_Pos) /*!< 0x00020000 */
6799 #define EXTI_PR_PR17 EXTI_PR_PR17_Msk /*!< Pending bit for line 17 */
6800 #define EXTI_PR_PR18_Pos (18U)
6801 #define EXTI_PR_PR18_Msk (0x1U << EXTI_PR_PR18_Pos) /*!< 0x00040000 */
6802 #define EXTI_PR_PR18 EXTI_PR_PR18_Msk /*!< Pending bit for line 18 */
6803 #define EXTI_PR_PR19_Pos (19U)
6804 #define EXTI_PR_PR19_Msk (0x1U << EXTI_PR_PR19_Pos) /*!< 0x00080000 */
6805 #define EXTI_PR_PR19 EXTI_PR_PR19_Msk /*!< Pending bit for line 19 */
6806 #define EXTI_PR_PR20_Pos (20U)
6807 #define EXTI_PR_PR20_Msk (0x1U << EXTI_PR_PR20_Pos) /*!< 0x00100000 */
6808 #define EXTI_PR_PR20 EXTI_PR_PR20_Msk /*!< Pending bit for line 20 */
6809 #define EXTI_PR_PR21_Pos (21U)
6810 #define EXTI_PR_PR21_Msk (0x1U << EXTI_PR_PR21_Pos) /*!< 0x00200000 */
6811 #define EXTI_PR_PR21 EXTI_PR_PR21_Msk /*!< Pending bit for line 21 */
6812 #define EXTI_PR_PR22_Pos (22U)
6813 #define EXTI_PR_PR22_Msk (0x1U << EXTI_PR_PR22_Pos) /*!< 0x00400000 */
6814 #define EXTI_PR_PR22 EXTI_PR_PR22_Msk /*!< Pending bit for line 22 */
6815 #define EXTI_PR_PR23_Pos (23U)
6816 #define EXTI_PR_PR23_Msk (0x1U << EXTI_PR_PR23_Pos) /*!< 0x00800000 */
6817 #define EXTI_PR_PR23 EXTI_PR_PR23_Msk /*!< Pending bit for line 23 */
6818
6819 /******************************************************************************/
6820 /* */
6821 /* FLASH */
6822 /* */
6823 /******************************************************************************/
6824 /******************* Bits definition for FLASH_ACR register *****************/
6825 #define FLASH_ACR_LATENCY_Pos (0U)
6826 #define FLASH_ACR_LATENCY_Msk (0xFU << FLASH_ACR_LATENCY_Pos) /*!< 0x0000000F */
6827 #define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
6828 #define FLASH_ACR_LATENCY_0WS 0x00000000U
6829 #define FLASH_ACR_LATENCY_1WS 0x00000001U
6830 #define FLASH_ACR_LATENCY_2WS 0x00000002U
6831 #define FLASH_ACR_LATENCY_3WS 0x00000003U
6832 #define FLASH_ACR_LATENCY_4WS 0x00000004U
6833 #define FLASH_ACR_LATENCY_5WS 0x00000005U
6834 #define FLASH_ACR_LATENCY_6WS 0x00000006U
6835 #define FLASH_ACR_LATENCY_7WS 0x00000007U
6836
6837 #define FLASH_ACR_PRFTEN_Pos (8U)
6838 #define FLASH_ACR_PRFTEN_Msk (0x1U << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */
6839 #define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk
6840 #define FLASH_ACR_ICEN_Pos (9U)
6841 #define FLASH_ACR_ICEN_Msk (0x1U << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */
6842 #define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk
6843 #define FLASH_ACR_DCEN_Pos (10U)
6844 #define FLASH_ACR_DCEN_Msk (0x1U << FLASH_ACR_DCEN_Pos) /*!< 0x00000400 */
6845 #define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk
6846 #define FLASH_ACR_ICRST_Pos (11U)
6847 #define FLASH_ACR_ICRST_Msk (0x1U << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */
6848 #define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk
6849 #define FLASH_ACR_DCRST_Pos (12U)
6850 #define FLASH_ACR_DCRST_Msk (0x1U << FLASH_ACR_DCRST_Pos) /*!< 0x00001000 */
6851 #define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk
6852 #define FLASH_ACR_BYTE0_ADDRESS_Pos (10U)
6853 #define FLASH_ACR_BYTE0_ADDRESS_Msk (0x10008FU << FLASH_ACR_BYTE0_ADDRESS_Pos) /*!< 0x40023C00 */
6854 #define FLASH_ACR_BYTE0_ADDRESS FLASH_ACR_BYTE0_ADDRESS_Msk
6855 #define FLASH_ACR_BYTE2_ADDRESS_Pos (0U)
6856 #define FLASH_ACR_BYTE2_ADDRESS_Msk (0x40023C03U << FLASH_ACR_BYTE2_ADDRESS_Pos) /*!< 0x40023C03 */
6857 #define FLASH_ACR_BYTE2_ADDRESS FLASH_ACR_BYTE2_ADDRESS_Msk
6858
6859 /******************* Bits definition for FLASH_SR register ******************/
6860 #define FLASH_SR_EOP_Pos (0U)
6861 #define FLASH_SR_EOP_Msk (0x1U << FLASH_SR_EOP_Pos) /*!< 0x00000001 */
6862 #define FLASH_SR_EOP FLASH_SR_EOP_Msk
6863 #define FLASH_SR_SOP_Pos (1U)
6864 #define FLASH_SR_SOP_Msk (0x1U << FLASH_SR_SOP_Pos) /*!< 0x00000002 */
6865 #define FLASH_SR_SOP FLASH_SR_SOP_Msk
6866 #define FLASH_SR_WRPERR_Pos (4U)
6867 #define FLASH_SR_WRPERR_Msk (0x1U << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */
6868 #define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk
6869 #define FLASH_SR_PGAERR_Pos (5U)
6870 #define FLASH_SR_PGAERR_Msk (0x1U << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */
6871 #define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk
6872 #define FLASH_SR_PGPERR_Pos (6U)
6873 #define FLASH_SR_PGPERR_Msk (0x1U << FLASH_SR_PGPERR_Pos) /*!< 0x00000040 */
6874 #define FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk
6875 #define FLASH_SR_PGSERR_Pos (7U)
6876 #define FLASH_SR_PGSERR_Msk (0x1U << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */
6877 #define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk
6878 #define FLASH_SR_RDERR_Pos (8U)
6879 #define FLASH_SR_RDERR_Msk (0x1U << FLASH_SR_RDERR_Pos) /*!< 0x00000100 */
6880 #define FLASH_SR_RDERR FLASH_SR_RDERR_Msk
6881 #define FLASH_SR_BSY_Pos (16U)
6882 #define FLASH_SR_BSY_Msk (0x1U << FLASH_SR_BSY_Pos) /*!< 0x00010000 */
6883 #define FLASH_SR_BSY FLASH_SR_BSY_Msk
6884
6885 /******************* Bits definition for FLASH_CR register ******************/
6886 #define FLASH_CR_PG_Pos (0U)
6887 #define FLASH_CR_PG_Msk (0x1U << FLASH_CR_PG_Pos) /*!< 0x00000001 */
6888 #define FLASH_CR_PG FLASH_CR_PG_Msk
6889 #define FLASH_CR_SER_Pos (1U)
6890 #define FLASH_CR_SER_Msk (0x1U << FLASH_CR_SER_Pos) /*!< 0x00000002 */
6891 #define FLASH_CR_SER FLASH_CR_SER_Msk
6892 #define FLASH_CR_MER_Pos (2U)
6893 #define FLASH_CR_MER_Msk (0x1U << FLASH_CR_MER_Pos) /*!< 0x00000004 */
6894 #define FLASH_CR_MER FLASH_CR_MER_Msk
6895 #define FLASH_CR_SNB_Pos (3U)
6896 #define FLASH_CR_SNB_Msk (0x1FU << FLASH_CR_SNB_Pos) /*!< 0x000000F8 */
6897 #define FLASH_CR_SNB FLASH_CR_SNB_Msk
6898 #define FLASH_CR_SNB_0 (0x01U << FLASH_CR_SNB_Pos) /*!< 0x00000008 */
6899 #define FLASH_CR_SNB_1 (0x02U << FLASH_CR_SNB_Pos) /*!< 0x00000010 */
6900 #define FLASH_CR_SNB_2 (0x04U << FLASH_CR_SNB_Pos) /*!< 0x00000020 */
6901 #define FLASH_CR_SNB_3 (0x08U << FLASH_CR_SNB_Pos) /*!< 0x00000040 */
6902 #define FLASH_CR_SNB_4 (0x10U << FLASH_CR_SNB_Pos) /*!< 0x00000080 */
6903 #define FLASH_CR_PSIZE_Pos (8U)
6904 #define FLASH_CR_PSIZE_Msk (0x3U << FLASH_CR_PSIZE_Pos) /*!< 0x00000300 */
6905 #define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk
6906 #define FLASH_CR_PSIZE_0 (0x1U << FLASH_CR_PSIZE_Pos) /*!< 0x00000100 */
6907 #define FLASH_CR_PSIZE_1 (0x2U << FLASH_CR_PSIZE_Pos) /*!< 0x00000200 */
6908 #define FLASH_CR_STRT_Pos (16U)
6909 #define FLASH_CR_STRT_Msk (0x1U << FLASH_CR_STRT_Pos) /*!< 0x00010000 */
6910 #define FLASH_CR_STRT FLASH_CR_STRT_Msk
6911 #define FLASH_CR_EOPIE_Pos (24U)
6912 #define FLASH_CR_EOPIE_Msk (0x1U << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */
6913 #define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk
6914 #define FLASH_CR_LOCK_Pos (31U)
6915 #define FLASH_CR_LOCK_Msk (0x1U << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */
6916 #define FLASH_CR_LOCK FLASH_CR_LOCK_Msk
6917
6918 /******************* Bits definition for FLASH_OPTCR register ***************/
6919 #define FLASH_OPTCR_OPTLOCK_Pos (0U)
6920 #define FLASH_OPTCR_OPTLOCK_Msk (0x1U << FLASH_OPTCR_OPTLOCK_Pos) /*!< 0x00000001 */
6921 #define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk
6922 #define FLASH_OPTCR_OPTSTRT_Pos (1U)
6923 #define FLASH_OPTCR_OPTSTRT_Msk (0x1U << FLASH_OPTCR_OPTSTRT_Pos) /*!< 0x00000002 */
6924 #define FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk
6925
6926 #define FLASH_OPTCR_BOR_LEV_0 0x00000004U
6927 #define FLASH_OPTCR_BOR_LEV_1 0x00000008U
6928 #define FLASH_OPTCR_BOR_LEV_Pos (2U)
6929 #define FLASH_OPTCR_BOR_LEV_Msk (0x3U << FLASH_OPTCR_BOR_LEV_Pos) /*!< 0x0000000C */
6930 #define FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk
6931 #define FLASH_OPTCR_WDG_SW_Pos (5U)
6932 #define FLASH_OPTCR_WDG_SW_Msk (0x1U << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
6933 #define FLASH_OPTCR_WDG_SW FLASH_OPTCR_WDG_SW_Msk
6934 #define FLASH_OPTCR_nRST_STOP_Pos (6U)
6935 #define FLASH_OPTCR_nRST_STOP_Msk (0x1U << FLASH_OPTCR_nRST_STOP_Pos) /*!< 0x00000040 */
6936 #define FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk
6937 #define FLASH_OPTCR_nRST_STDBY_Pos (7U)
6938 #define FLASH_OPTCR_nRST_STDBY_Msk (0x1U << FLASH_OPTCR_nRST_STDBY_Pos) /*!< 0x00000080 */
6939 #define FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk
6940 #define FLASH_OPTCR_RDP_Pos (8U)
6941 #define FLASH_OPTCR_RDP_Msk (0xFFU << FLASH_OPTCR_RDP_Pos) /*!< 0x0000FF00 */
6942 #define FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk
6943 #define FLASH_OPTCR_RDP_0 (0x01U << FLASH_OPTCR_RDP_Pos) /*!< 0x00000100 */
6944 #define FLASH_OPTCR_RDP_1 (0x02U << FLASH_OPTCR_RDP_Pos) /*!< 0x00000200 */
6945 #define FLASH_OPTCR_RDP_2 (0x04U << FLASH_OPTCR_RDP_Pos) /*!< 0x00000400 */
6946 #define FLASH_OPTCR_RDP_3 (0x08U << FLASH_OPTCR_RDP_Pos) /*!< 0x00000800 */
6947 #define FLASH_OPTCR_RDP_4 (0x10U << FLASH_OPTCR_RDP_Pos) /*!< 0x00001000 */
6948 #define FLASH_OPTCR_RDP_5 (0x20U << FLASH_OPTCR_RDP_Pos) /*!< 0x00002000 */
6949 #define FLASH_OPTCR_RDP_6 (0x40U << FLASH_OPTCR_RDP_Pos) /*!< 0x00004000 */
6950 #define FLASH_OPTCR_RDP_7 (0x80U << FLASH_OPTCR_RDP_Pos) /*!< 0x00008000 */
6951 #define FLASH_OPTCR_nWRP_Pos (16U)
6952 #define FLASH_OPTCR_nWRP_Msk (0x7FFFU << FLASH_OPTCR_nWRP_Pos) /*!< 0x7FFF0000 */
6953 #define FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk
6954 #define FLASH_OPTCR_nWRP_0 0x00010000U
6955 #define FLASH_OPTCR_nWRP_1 0x00020000U
6956 #define FLASH_OPTCR_nWRP_2 0x00040000U
6957 #define FLASH_OPTCR_nWRP_3 0x00080000U
6958 #define FLASH_OPTCR_nWRP_4 0x00100000U
6959 #define FLASH_OPTCR_nWRP_5 0x00200000U
6960 #define FLASH_OPTCR_nWRP_6 0x00400000U
6961 #define FLASH_OPTCR_nWRP_7 0x00800000U
6962 #define FLASH_OPTCR_nWRP_8 0x01000000U
6963 #define FLASH_OPTCR_nWRP_9 0x02000000U
6964 #define FLASH_OPTCR_nWRP_10 0x04000000U
6965 #define FLASH_OPTCR_nWRP_11 0x08000000U
6966 #define FLASH_OPTCR_nWRP_12 0x10000000U
6967 #define FLASH_OPTCR_nWRP_13 0x20000000U
6968 #define FLASH_OPTCR_nWRP_14 0x40000000U
6969 #define FLASH_OPTCR_nWRP_15 0x40000000U
6970
6971 /****************** Bits definition for FLASH_OPTCR1 register ***************/
6972 #define FLASH_OPTCR1_nWRP_Pos (16U)
6973 #define FLASH_OPTCR1_nWRP_Msk (0xFFFU << FLASH_OPTCR1_nWRP_Pos) /*!< 0x0FFF0000 */
6974 #define FLASH_OPTCR1_nWRP FLASH_OPTCR1_nWRP_Msk
6975 #define FLASH_OPTCR1_nWRP_0 (0x001U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00010000 */
6976 #define FLASH_OPTCR1_nWRP_1 (0x002U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00020000 */
6977 #define FLASH_OPTCR1_nWRP_2 (0x004U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00040000 */
6978 #define FLASH_OPTCR1_nWRP_3 (0x008U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00080000 */
6979 #define FLASH_OPTCR1_nWRP_4 (0x010U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00100000 */
6980 #define FLASH_OPTCR1_nWRP_5 (0x020U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00200000 */
6981 #define FLASH_OPTCR1_nWRP_6 (0x040U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00400000 */
6982 #define FLASH_OPTCR1_nWRP_7 (0x080U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00800000 */
6983 #define FLASH_OPTCR1_nWRP_8 (0x100U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x01000000 */
6984 #define FLASH_OPTCR1_nWRP_9 (0x200U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x02000000 */
6985 #define FLASH_OPTCR1_nWRP_10 (0x400U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x04000000 */
6986 #define FLASH_OPTCR1_nWRP_11 (0x800U << FLASH_OPTCR1_nWRP_Pos) /*!< 0x08000000 */
6987
6988 /******************************************************************************/
6989 /* */
6990 /* Flexible Static Memory Controller */
6991 /* */
6992 /******************************************************************************/
6993 /****************** Bit definition for FSMC_BCR1 register *******************/
6994 #define FSMC_BCR1_MBKEN_Pos (0U)
6995 #define FSMC_BCR1_MBKEN_Msk (0x1U << FSMC_BCR1_MBKEN_Pos) /*!< 0x00000001 */
6996 #define FSMC_BCR1_MBKEN FSMC_BCR1_MBKEN_Msk /*!<Memory bank enable bit */
6997 #define FSMC_BCR1_MUXEN_Pos (1U)
6998 #define FSMC_BCR1_MUXEN_Msk (0x1U << FSMC_BCR1_MUXEN_Pos) /*!< 0x00000002 */
6999 #define FSMC_BCR1_MUXEN FSMC_BCR1_MUXEN_Msk /*!<Address/data multiplexing enable bit */
7000
7001 #define FSMC_BCR1_MTYP_Pos (2U)
7002 #define FSMC_BCR1_MTYP_Msk (0x3U << FSMC_BCR1_MTYP_Pos) /*!< 0x0000000C */
7003 #define FSMC_BCR1_MTYP FSMC_BCR1_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
7004 #define FSMC_BCR1_MTYP_0 (0x1U << FSMC_BCR1_MTYP_Pos) /*!< 0x00000004 */
7005 #define FSMC_BCR1_MTYP_1 (0x2U << FSMC_BCR1_MTYP_Pos) /*!< 0x00000008 */
7006
7007 #define FSMC_BCR1_MWID_Pos (4U)
7008 #define FSMC_BCR1_MWID_Msk (0x3U << FSMC_BCR1_MWID_Pos) /*!< 0x00000030 */
7009 #define FSMC_BCR1_MWID FSMC_BCR1_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
7010 #define FSMC_BCR1_MWID_0 (0x1U << FSMC_BCR1_MWID_Pos) /*!< 0x00000010 */
7011 #define FSMC_BCR1_MWID_1 (0x2U << FSMC_BCR1_MWID_Pos) /*!< 0x00000020 */
7012
7013 #define FSMC_BCR1_FACCEN_Pos (6U)
7014 #define FSMC_BCR1_FACCEN_Msk (0x1U << FSMC_BCR1_FACCEN_Pos) /*!< 0x00000040 */
7015 #define FSMC_BCR1_FACCEN FSMC_BCR1_FACCEN_Msk /*!<Flash access enable */
7016 #define FSMC_BCR1_BURSTEN_Pos (8U)
7017 #define FSMC_BCR1_BURSTEN_Msk (0x1U << FSMC_BCR1_BURSTEN_Pos) /*!< 0x00000100 */
7018 #define FSMC_BCR1_BURSTEN FSMC_BCR1_BURSTEN_Msk /*!<Burst enable bit */
7019 #define FSMC_BCR1_WAITPOL_Pos (9U)
7020 #define FSMC_BCR1_WAITPOL_Msk (0x1U << FSMC_BCR1_WAITPOL_Pos) /*!< 0x00000200 */
7021 #define FSMC_BCR1_WAITPOL FSMC_BCR1_WAITPOL_Msk /*!<Wait signal polarity bit */
7022 #define FSMC_BCR1_WAITCFG_Pos (11U)
7023 #define FSMC_BCR1_WAITCFG_Msk (0x1U << FSMC_BCR1_WAITCFG_Pos) /*!< 0x00000800 */
7024 #define FSMC_BCR1_WAITCFG FSMC_BCR1_WAITCFG_Msk /*!<Wait timing configuration */
7025 #define FSMC_BCR1_WREN_Pos (12U)
7026 #define FSMC_BCR1_WREN_Msk (0x1U << FSMC_BCR1_WREN_Pos) /*!< 0x00001000 */
7027 #define FSMC_BCR1_WREN FSMC_BCR1_WREN_Msk /*!<Write enable bit */
7028 #define FSMC_BCR1_WAITEN_Pos (13U)
7029 #define FSMC_BCR1_WAITEN_Msk (0x1U << FSMC_BCR1_WAITEN_Pos) /*!< 0x00002000 */
7030 #define FSMC_BCR1_WAITEN FSMC_BCR1_WAITEN_Msk /*!<Wait enable bit */
7031 #define FSMC_BCR1_EXTMOD_Pos (14U)
7032 #define FSMC_BCR1_EXTMOD_Msk (0x1U << FSMC_BCR1_EXTMOD_Pos) /*!< 0x00004000 */
7033 #define FSMC_BCR1_EXTMOD FSMC_BCR1_EXTMOD_Msk /*!<Extended mode enable */
7034 #define FSMC_BCR1_ASYNCWAIT_Pos (15U)
7035 #define FSMC_BCR1_ASYNCWAIT_Msk (0x1U << FSMC_BCR1_ASYNCWAIT_Pos) /*!< 0x00008000 */
7036 #define FSMC_BCR1_ASYNCWAIT FSMC_BCR1_ASYNCWAIT_Msk /*!<Asynchronous wait */
7037 #define FSMC_BCR1_CPSIZE_Pos (16U)
7038 #define FSMC_BCR1_CPSIZE_Msk (0x7U << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00070000 */
7039 #define FSMC_BCR1_CPSIZE FSMC_BCR1_CPSIZE_Msk /*!<CRAM page size */
7040 #define FSMC_BCR1_CPSIZE_0 (0x1U << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00010000 */
7041 #define FSMC_BCR1_CPSIZE_1 (0x2U << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00020000 */
7042 #define FSMC_BCR1_CPSIZE_2 (0x4U << FSMC_BCR1_CPSIZE_Pos) /*!< 0x00040000 */
7043 #define FSMC_BCR1_CBURSTRW_Pos (19U)
7044 #define FSMC_BCR1_CBURSTRW_Msk (0x1U << FSMC_BCR1_CBURSTRW_Pos) /*!< 0x00080000 */
7045 #define FSMC_BCR1_CBURSTRW FSMC_BCR1_CBURSTRW_Msk /*!<Write burst enable */
7046 #define FSMC_BCR1_CCLKEN_Pos (20U)
7047 #define FSMC_BCR1_CCLKEN_Msk (0x1U << FSMC_BCR1_CCLKEN_Pos) /*!< 0x00100000 */
7048 #define FSMC_BCR1_CCLKEN FSMC_BCR1_CCLKEN_Msk /*!<Continous clock enable */
7049 #define FSMC_BCR1_WFDIS_Pos (21U)
7050 #define FSMC_BCR1_WFDIS_Msk (0x1U << FSMC_BCR1_WFDIS_Pos) /*!< 0x00200000 */
7051 #define FSMC_BCR1_WFDIS FSMC_BCR1_WFDIS_Msk /*!<Write FIFO Disable */
7052
7053 /****************** Bit definition for FSMC_BCR2 register *******************/
7054 #define FSMC_BCR2_MBKEN_Pos (0U)
7055 #define FSMC_BCR2_MBKEN_Msk (0x1U << FSMC_BCR2_MBKEN_Pos) /*!< 0x00000001 */
7056 #define FSMC_BCR2_MBKEN FSMC_BCR2_MBKEN_Msk /*!<Memory bank enable bit */
7057 #define FSMC_BCR2_MUXEN_Pos (1U)
7058 #define FSMC_BCR2_MUXEN_Msk (0x1U << FSMC_BCR2_MUXEN_Pos) /*!< 0x00000002 */
7059 #define FSMC_BCR2_MUXEN FSMC_BCR2_MUXEN_Msk /*!<Address/data multiplexing enable bit */
7060
7061 #define FSMC_BCR2_MTYP_Pos (2U)
7062 #define FSMC_BCR2_MTYP_Msk (0x3U << FSMC_BCR2_MTYP_Pos) /*!< 0x0000000C */
7063 #define FSMC_BCR2_MTYP FSMC_BCR2_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
7064 #define FSMC_BCR2_MTYP_0 (0x1U << FSMC_BCR2_MTYP_Pos) /*!< 0x00000004 */
7065 #define FSMC_BCR2_MTYP_1 (0x2U << FSMC_BCR2_MTYP_Pos) /*!< 0x00000008 */
7066
7067 #define FSMC_BCR2_MWID_Pos (4U)
7068 #define FSMC_BCR2_MWID_Msk (0x3U << FSMC_BCR2_MWID_Pos) /*!< 0x00000030 */
7069 #define FSMC_BCR2_MWID FSMC_BCR2_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
7070 #define FSMC_BCR2_MWID_0 (0x1U << FSMC_BCR2_MWID_Pos) /*!< 0x00000010 */
7071 #define FSMC_BCR2_MWID_1 (0x2U << FSMC_BCR2_MWID_Pos) /*!< 0x00000020 */
7072
7073 #define FSMC_BCR2_FACCEN_Pos (6U)
7074 #define FSMC_BCR2_FACCEN_Msk (0x1U << FSMC_BCR2_FACCEN_Pos) /*!< 0x00000040 */
7075 #define FSMC_BCR2_FACCEN FSMC_BCR2_FACCEN_Msk /*!<Flash access enable */
7076 #define FSMC_BCR2_BURSTEN_Pos (8U)
7077 #define FSMC_BCR2_BURSTEN_Msk (0x1U << FSMC_BCR2_BURSTEN_Pos) /*!< 0x00000100 */
7078 #define FSMC_BCR2_BURSTEN FSMC_BCR2_BURSTEN_Msk /*!<Burst enable bit */
7079 #define FSMC_BCR2_WAITPOL_Pos (9U)
7080 #define FSMC_BCR2_WAITPOL_Msk (0x1U << FSMC_BCR2_WAITPOL_Pos) /*!< 0x00000200 */
7081 #define FSMC_BCR2_WAITPOL FSMC_BCR2_WAITPOL_Msk /*!<Wait signal polarity bit */
7082 #define FSMC_BCR2_WAITCFG_Pos (11U)
7083 #define FSMC_BCR2_WAITCFG_Msk (0x1U << FSMC_BCR2_WAITCFG_Pos) /*!< 0x00000800 */
7084 #define FSMC_BCR2_WAITCFG FSMC_BCR2_WAITCFG_Msk /*!<Wait timing configuration */
7085 #define FSMC_BCR2_WREN_Pos (12U)
7086 #define FSMC_BCR2_WREN_Msk (0x1U << FSMC_BCR2_WREN_Pos) /*!< 0x00001000 */
7087 #define FSMC_BCR2_WREN FSMC_BCR2_WREN_Msk /*!<Write enable bit */
7088 #define FSMC_BCR2_WAITEN_Pos (13U)
7089 #define FSMC_BCR2_WAITEN_Msk (0x1U << FSMC_BCR2_WAITEN_Pos) /*!< 0x00002000 */
7090 #define FSMC_BCR2_WAITEN FSMC_BCR2_WAITEN_Msk /*!<Wait enable bit */
7091 #define FSMC_BCR2_EXTMOD_Pos (14U)
7092 #define FSMC_BCR2_EXTMOD_Msk (0x1U << FSMC_BCR2_EXTMOD_Pos) /*!< 0x00004000 */
7093 #define FSMC_BCR2_EXTMOD FSMC_BCR2_EXTMOD_Msk /*!<Extended mode enable */
7094 #define FSMC_BCR2_ASYNCWAIT_Pos (15U)
7095 #define FSMC_BCR2_ASYNCWAIT_Msk (0x1U << FSMC_BCR2_ASYNCWAIT_Pos) /*!< 0x00008000 */
7096 #define FSMC_BCR2_ASYNCWAIT FSMC_BCR2_ASYNCWAIT_Msk /*!<Asynchronous wait */
7097 #define FSMC_BCR2_CPSIZE_Pos (16U)
7098 #define FSMC_BCR2_CPSIZE_Msk (0x7U << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00070000 */
7099 #define FSMC_BCR2_CPSIZE FSMC_BCR2_CPSIZE_Msk /*!<CRAM page size */
7100 #define FSMC_BCR2_CPSIZE_0 (0x1U << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00010000 */
7101 #define FSMC_BCR2_CPSIZE_1 (0x2U << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00020000 */
7102 #define FSMC_BCR2_CPSIZE_2 (0x4U << FSMC_BCR2_CPSIZE_Pos) /*!< 0x00040000 */
7103 #define FSMC_BCR2_CBURSTRW_Pos (19U)
7104 #define FSMC_BCR2_CBURSTRW_Msk (0x1U << FSMC_BCR2_CBURSTRW_Pos) /*!< 0x00080000 */
7105 #define FSMC_BCR2_CBURSTRW FSMC_BCR2_CBURSTRW_Msk /*!<Write burst enable */
7106
7107 /****************** Bit definition for FSMC_BCR3 register *******************/
7108 #define FSMC_BCR3_MBKEN_Pos (0U)
7109 #define FSMC_BCR3_MBKEN_Msk (0x1U << FSMC_BCR3_MBKEN_Pos) /*!< 0x00000001 */
7110 #define FSMC_BCR3_MBKEN FSMC_BCR3_MBKEN_Msk /*!<Memory bank enable bit */
7111 #define FSMC_BCR3_MUXEN_Pos (1U)
7112 #define FSMC_BCR3_MUXEN_Msk (0x1U << FSMC_BCR3_MUXEN_Pos) /*!< 0x00000002 */
7113 #define FSMC_BCR3_MUXEN FSMC_BCR3_MUXEN_Msk /*!<Address/data multiplexing enable bit */
7114
7115 #define FSMC_BCR3_MTYP_Pos (2U)
7116 #define FSMC_BCR3_MTYP_Msk (0x3U << FSMC_BCR3_MTYP_Pos) /*!< 0x0000000C */
7117 #define FSMC_BCR3_MTYP FSMC_BCR3_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
7118 #define FSMC_BCR3_MTYP_0 (0x1U << FSMC_BCR3_MTYP_Pos) /*!< 0x00000004 */
7119 #define FSMC_BCR3_MTYP_1 (0x2U << FSMC_BCR3_MTYP_Pos) /*!< 0x00000008 */
7120
7121 #define FSMC_BCR3_MWID_Pos (4U)
7122 #define FSMC_BCR3_MWID_Msk (0x3U << FSMC_BCR3_MWID_Pos) /*!< 0x00000030 */
7123 #define FSMC_BCR3_MWID FSMC_BCR3_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
7124 #define FSMC_BCR3_MWID_0 (0x1U << FSMC_BCR3_MWID_Pos) /*!< 0x00000010 */
7125 #define FSMC_BCR3_MWID_1 (0x2U << FSMC_BCR3_MWID_Pos) /*!< 0x00000020 */
7126
7127 #define FSMC_BCR3_FACCEN_Pos (6U)
7128 #define FSMC_BCR3_FACCEN_Msk (0x1U << FSMC_BCR3_FACCEN_Pos) /*!< 0x00000040 */
7129 #define FSMC_BCR3_FACCEN FSMC_BCR3_FACCEN_Msk /*!<Flash access enable */
7130 #define FSMC_BCR3_BURSTEN_Pos (8U)
7131 #define FSMC_BCR3_BURSTEN_Msk (0x1U << FSMC_BCR3_BURSTEN_Pos) /*!< 0x00000100 */
7132 #define FSMC_BCR3_BURSTEN FSMC_BCR3_BURSTEN_Msk /*!<Burst enable bit */
7133 #define FSMC_BCR3_WAITPOL_Pos (9U)
7134 #define FSMC_BCR3_WAITPOL_Msk (0x1U << FSMC_BCR3_WAITPOL_Pos) /*!< 0x00000200 */
7135 #define FSMC_BCR3_WAITPOL FSMC_BCR3_WAITPOL_Msk /*!<Wait signal polarity bit */
7136 #define FSMC_BCR3_WAITCFG_Pos (11U)
7137 #define FSMC_BCR3_WAITCFG_Msk (0x1U << FSMC_BCR3_WAITCFG_Pos) /*!< 0x00000800 */
7138 #define FSMC_BCR3_WAITCFG FSMC_BCR3_WAITCFG_Msk /*!<Wait timing configuration */
7139 #define FSMC_BCR3_WREN_Pos (12U)
7140 #define FSMC_BCR3_WREN_Msk (0x1U << FSMC_BCR3_WREN_Pos) /*!< 0x00001000 */
7141 #define FSMC_BCR3_WREN FSMC_BCR3_WREN_Msk /*!<Write enable bit */
7142 #define FSMC_BCR3_WAITEN_Pos (13U)
7143 #define FSMC_BCR3_WAITEN_Msk (0x1U << FSMC_BCR3_WAITEN_Pos) /*!< 0x00002000 */
7144 #define FSMC_BCR3_WAITEN FSMC_BCR3_WAITEN_Msk /*!<Wait enable bit */
7145 #define FSMC_BCR3_EXTMOD_Pos (14U)
7146 #define FSMC_BCR3_EXTMOD_Msk (0x1U << FSMC_BCR3_EXTMOD_Pos) /*!< 0x00004000 */
7147 #define FSMC_BCR3_EXTMOD FSMC_BCR3_EXTMOD_Msk /*!<Extended mode enable */
7148 #define FSMC_BCR3_ASYNCWAIT_Pos (15U)
7149 #define FSMC_BCR3_ASYNCWAIT_Msk (0x1U << FSMC_BCR3_ASYNCWAIT_Pos) /*!< 0x00008000 */
7150 #define FSMC_BCR3_ASYNCWAIT FSMC_BCR3_ASYNCWAIT_Msk /*!<Asynchronous wait */
7151 #define FSMC_BCR3_CPSIZE_Pos (16U)
7152 #define FSMC_BCR3_CPSIZE_Msk (0x7U << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00070000 */
7153 #define FSMC_BCR3_CPSIZE FSMC_BCR3_CPSIZE_Msk /*!<CRAM page size */
7154 #define FSMC_BCR3_CPSIZE_0 (0x1U << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00010000 */
7155 #define FSMC_BCR3_CPSIZE_1 (0x2U << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00020000 */
7156 #define FSMC_BCR3_CPSIZE_2 (0x4U << FSMC_BCR3_CPSIZE_Pos) /*!< 0x00040000 */
7157 #define FSMC_BCR3_CBURSTRW_Pos (19U)
7158 #define FSMC_BCR3_CBURSTRW_Msk (0x1U << FSMC_BCR3_CBURSTRW_Pos) /*!< 0x00080000 */
7159 #define FSMC_BCR3_CBURSTRW FSMC_BCR3_CBURSTRW_Msk /*!<Write burst enable */
7160
7161 /****************** Bit definition for FSMC_BCR4 register *******************/
7162 #define FSMC_BCR4_MBKEN_Pos (0U)
7163 #define FSMC_BCR4_MBKEN_Msk (0x1U << FSMC_BCR4_MBKEN_Pos) /*!< 0x00000001 */
7164 #define FSMC_BCR4_MBKEN FSMC_BCR4_MBKEN_Msk /*!<Memory bank enable bit */
7165 #define FSMC_BCR4_MUXEN_Pos (1U)
7166 #define FSMC_BCR4_MUXEN_Msk (0x1U << FSMC_BCR4_MUXEN_Pos) /*!< 0x00000002 */
7167 #define FSMC_BCR4_MUXEN FSMC_BCR4_MUXEN_Msk /*!<Address/data multiplexing enable bit */
7168
7169 #define FSMC_BCR4_MTYP_Pos (2U)
7170 #define FSMC_BCR4_MTYP_Msk (0x3U << FSMC_BCR4_MTYP_Pos) /*!< 0x0000000C */
7171 #define FSMC_BCR4_MTYP FSMC_BCR4_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */
7172 #define FSMC_BCR4_MTYP_0 (0x1U << FSMC_BCR4_MTYP_Pos) /*!< 0x00000004 */
7173 #define FSMC_BCR4_MTYP_1 (0x2U << FSMC_BCR4_MTYP_Pos) /*!< 0x00000008 */
7174
7175 #define FSMC_BCR4_MWID_Pos (4U)
7176 #define FSMC_BCR4_MWID_Msk (0x3U << FSMC_BCR4_MWID_Pos) /*!< 0x00000030 */
7177 #define FSMC_BCR4_MWID FSMC_BCR4_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */
7178 #define FSMC_BCR4_MWID_0 (0x1U << FSMC_BCR4_MWID_Pos) /*!< 0x00000010 */
7179 #define FSMC_BCR4_MWID_1 (0x2U << FSMC_BCR4_MWID_Pos) /*!< 0x00000020 */
7180
7181 #define FSMC_BCR4_FACCEN_Pos (6U)
7182 #define FSMC_BCR4_FACCEN_Msk (0x1U << FSMC_BCR4_FACCEN_Pos) /*!< 0x00000040 */
7183 #define FSMC_BCR4_FACCEN FSMC_BCR4_FACCEN_Msk /*!<Flash access enable */
7184 #define FSMC_BCR4_BURSTEN_Pos (8U)
7185 #define FSMC_BCR4_BURSTEN_Msk (0x1U << FSMC_BCR4_BURSTEN_Pos) /*!< 0x00000100 */
7186 #define FSMC_BCR4_BURSTEN FSMC_BCR4_BURSTEN_Msk /*!<Burst enable bit */
7187 #define FSMC_BCR4_WAITPOL_Pos (9U)
7188 #define FSMC_BCR4_WAITPOL_Msk (0x1U << FSMC_BCR4_WAITPOL_Pos) /*!< 0x00000200 */
7189 #define FSMC_BCR4_WAITPOL FSMC_BCR4_WAITPOL_Msk /*!<Wait signal polarity bit */
7190 #define FSMC_BCR4_WAITCFG_Pos (11U)
7191 #define FSMC_BCR4_WAITCFG_Msk (0x1U << FSMC_BCR4_WAITCFG_Pos) /*!< 0x00000800 */
7192 #define FSMC_BCR4_WAITCFG FSMC_BCR4_WAITCFG_Msk /*!<Wait timing configuration */
7193 #define FSMC_BCR4_WREN_Pos (12U)
7194 #define FSMC_BCR4_WREN_Msk (0x1U << FSMC_BCR4_WREN_Pos) /*!< 0x00001000 */
7195 #define FSMC_BCR4_WREN FSMC_BCR4_WREN_Msk /*!<Write enable bit */
7196 #define FSMC_BCR4_WAITEN_Pos (13U)
7197 #define FSMC_BCR4_WAITEN_Msk (0x1U << FSMC_BCR4_WAITEN_Pos) /*!< 0x00002000 */
7198 #define FSMC_BCR4_WAITEN FSMC_BCR4_WAITEN_Msk /*!<Wait enable bit */
7199 #define FSMC_BCR4_EXTMOD_Pos (14U)
7200 #define FSMC_BCR4_EXTMOD_Msk (0x1U << FSMC_BCR4_EXTMOD_Pos) /*!< 0x00004000 */
7201 #define FSMC_BCR4_EXTMOD FSMC_BCR4_EXTMOD_Msk /*!<Extended mode enable */
7202 #define FSMC_BCR4_ASYNCWAIT_Pos (15U)
7203 #define FSMC_BCR4_ASYNCWAIT_Msk (0x1U << FSMC_BCR4_ASYNCWAIT_Pos) /*!< 0x00008000 */
7204 #define FSMC_BCR4_ASYNCWAIT FSMC_BCR4_ASYNCWAIT_Msk /*!<Asynchronous wait */
7205 #define FSMC_BCR4_CPSIZE_Pos (16U)
7206 #define FSMC_BCR4_CPSIZE_Msk (0x7U << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00070000 */
7207 #define FSMC_BCR4_CPSIZE FSMC_BCR4_CPSIZE_Msk /*!<CRAM page size */
7208 #define FSMC_BCR4_CPSIZE_0 (0x1U << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00010000 */
7209 #define FSMC_BCR4_CPSIZE_1 (0x2U << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00020000 */
7210 #define FSMC_BCR4_CPSIZE_2 (0x4U << FSMC_BCR4_CPSIZE_Pos) /*!< 0x00040000 */
7211 #define FSMC_BCR4_CBURSTRW_Pos (19U)
7212 #define FSMC_BCR4_CBURSTRW_Msk (0x1U << FSMC_BCR4_CBURSTRW_Pos) /*!< 0x00080000 */
7213 #define FSMC_BCR4_CBURSTRW FSMC_BCR4_CBURSTRW_Msk /*!<Write burst enable */
7214
7215 /****************** Bit definition for FSMC_BTR1 register ******************/
7216 #define FSMC_BTR1_ADDSET_Pos (0U)
7217 #define FSMC_BTR1_ADDSET_Msk (0xFU << FSMC_BTR1_ADDSET_Pos) /*!< 0x0000000F */
7218 #define FSMC_BTR1_ADDSET FSMC_BTR1_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7219 #define FSMC_BTR1_ADDSET_0 (0x1U << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000001 */
7220 #define FSMC_BTR1_ADDSET_1 (0x2U << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000002 */
7221 #define FSMC_BTR1_ADDSET_2 (0x4U << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000004 */
7222 #define FSMC_BTR1_ADDSET_3 (0x8U << FSMC_BTR1_ADDSET_Pos) /*!< 0x00000008 */
7223
7224 #define FSMC_BTR1_ADDHLD_Pos (4U)
7225 #define FSMC_BTR1_ADDHLD_Msk (0xFU << FSMC_BTR1_ADDHLD_Pos) /*!< 0x000000F0 */
7226 #define FSMC_BTR1_ADDHLD FSMC_BTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7227 #define FSMC_BTR1_ADDHLD_0 (0x1U << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000010 */
7228 #define FSMC_BTR1_ADDHLD_1 (0x2U << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000020 */
7229 #define FSMC_BTR1_ADDHLD_2 (0x4U << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000040 */
7230 #define FSMC_BTR1_ADDHLD_3 (0x8U << FSMC_BTR1_ADDHLD_Pos) /*!< 0x00000080 */
7231
7232 #define FSMC_BTR1_DATAST_Pos (8U)
7233 #define FSMC_BTR1_DATAST_Msk (0xFFU << FSMC_BTR1_DATAST_Pos) /*!< 0x0000FF00 */
7234 #define FSMC_BTR1_DATAST FSMC_BTR1_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
7235 #define FSMC_BTR1_DATAST_0 (0x01U << FSMC_BTR1_DATAST_Pos) /*!< 0x00000100 */
7236 #define FSMC_BTR1_DATAST_1 (0x02U << FSMC_BTR1_DATAST_Pos) /*!< 0x00000200 */
7237 #define FSMC_BTR1_DATAST_2 (0x04U << FSMC_BTR1_DATAST_Pos) /*!< 0x00000400 */
7238 #define FSMC_BTR1_DATAST_3 (0x08U << FSMC_BTR1_DATAST_Pos) /*!< 0x00000800 */
7239 #define FSMC_BTR1_DATAST_4 (0x10U << FSMC_BTR1_DATAST_Pos) /*!< 0x00001000 */
7240 #define FSMC_BTR1_DATAST_5 (0x20U << FSMC_BTR1_DATAST_Pos) /*!< 0x00002000 */
7241 #define FSMC_BTR1_DATAST_6 (0x40U << FSMC_BTR1_DATAST_Pos) /*!< 0x00004000 */
7242 #define FSMC_BTR1_DATAST_7 (0x80U << FSMC_BTR1_DATAST_Pos) /*!< 0x00008000 */
7243
7244 #define FSMC_BTR1_BUSTURN_Pos (16U)
7245 #define FSMC_BTR1_BUSTURN_Msk (0xFU << FSMC_BTR1_BUSTURN_Pos) /*!< 0x000F0000 */
7246 #define FSMC_BTR1_BUSTURN FSMC_BTR1_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
7247 #define FSMC_BTR1_BUSTURN_0 (0x1U << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00010000 */
7248 #define FSMC_BTR1_BUSTURN_1 (0x2U << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00020000 */
7249 #define FSMC_BTR1_BUSTURN_2 (0x4U << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00040000 */
7250 #define FSMC_BTR1_BUSTURN_3 (0x8U << FSMC_BTR1_BUSTURN_Pos) /*!< 0x00080000 */
7251
7252 #define FSMC_BTR1_CLKDIV_Pos (20U)
7253 #define FSMC_BTR1_CLKDIV_Msk (0xFU << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00F00000 */
7254 #define FSMC_BTR1_CLKDIV FSMC_BTR1_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
7255 #define FSMC_BTR1_CLKDIV_0 (0x1U << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00100000 */
7256 #define FSMC_BTR1_CLKDIV_1 (0x2U << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00200000 */
7257 #define FSMC_BTR1_CLKDIV_2 (0x4U << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00400000 */
7258 #define FSMC_BTR1_CLKDIV_3 (0x8U << FSMC_BTR1_CLKDIV_Pos) /*!< 0x00800000 */
7259
7260 #define FSMC_BTR1_DATLAT_Pos (24U)
7261 #define FSMC_BTR1_DATLAT_Msk (0xFU << FSMC_BTR1_DATLAT_Pos) /*!< 0x0F000000 */
7262 #define FSMC_BTR1_DATLAT FSMC_BTR1_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
7263 #define FSMC_BTR1_DATLAT_0 (0x1U << FSMC_BTR1_DATLAT_Pos) /*!< 0x01000000 */
7264 #define FSMC_BTR1_DATLAT_1 (0x2U << FSMC_BTR1_DATLAT_Pos) /*!< 0x02000000 */
7265 #define FSMC_BTR1_DATLAT_2 (0x4U << FSMC_BTR1_DATLAT_Pos) /*!< 0x04000000 */
7266 #define FSMC_BTR1_DATLAT_3 (0x8U << FSMC_BTR1_DATLAT_Pos) /*!< 0x08000000 */
7267
7268 #define FSMC_BTR1_ACCMOD_Pos (28U)
7269 #define FSMC_BTR1_ACCMOD_Msk (0x3U << FSMC_BTR1_ACCMOD_Pos) /*!< 0x30000000 */
7270 #define FSMC_BTR1_ACCMOD FSMC_BTR1_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7271 #define FSMC_BTR1_ACCMOD_0 (0x1U << FSMC_BTR1_ACCMOD_Pos) /*!< 0x10000000 */
7272 #define FSMC_BTR1_ACCMOD_1 (0x2U << FSMC_BTR1_ACCMOD_Pos) /*!< 0x20000000 */
7273
7274 /****************** Bit definition for FSMC_BTR2 register *******************/
7275 #define FSMC_BTR2_ADDSET_Pos (0U)
7276 #define FSMC_BTR2_ADDSET_Msk (0xFU << FSMC_BTR2_ADDSET_Pos) /*!< 0x0000000F */
7277 #define FSMC_BTR2_ADDSET FSMC_BTR2_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7278 #define FSMC_BTR2_ADDSET_0 (0x1U << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000001 */
7279 #define FSMC_BTR2_ADDSET_1 (0x2U << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000002 */
7280 #define FSMC_BTR2_ADDSET_2 (0x4U << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000004 */
7281 #define FSMC_BTR2_ADDSET_3 (0x8U << FSMC_BTR2_ADDSET_Pos) /*!< 0x00000008 */
7282
7283 #define FSMC_BTR2_ADDHLD_Pos (4U)
7284 #define FSMC_BTR2_ADDHLD_Msk (0xFU << FSMC_BTR2_ADDHLD_Pos) /*!< 0x000000F0 */
7285 #define FSMC_BTR2_ADDHLD FSMC_BTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7286 #define FSMC_BTR2_ADDHLD_0 (0x1U << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000010 */
7287 #define FSMC_BTR2_ADDHLD_1 (0x2U << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000020 */
7288 #define FSMC_BTR2_ADDHLD_2 (0x4U << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000040 */
7289 #define FSMC_BTR2_ADDHLD_3 (0x8U << FSMC_BTR2_ADDHLD_Pos) /*!< 0x00000080 */
7290
7291 #define FSMC_BTR2_DATAST_Pos (8U)
7292 #define FSMC_BTR2_DATAST_Msk (0xFFU << FSMC_BTR2_DATAST_Pos) /*!< 0x0000FF00 */
7293 #define FSMC_BTR2_DATAST FSMC_BTR2_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
7294 #define FSMC_BTR2_DATAST_0 (0x01U << FSMC_BTR2_DATAST_Pos) /*!< 0x00000100 */
7295 #define FSMC_BTR2_DATAST_1 (0x02U << FSMC_BTR2_DATAST_Pos) /*!< 0x00000200 */
7296 #define FSMC_BTR2_DATAST_2 (0x04U << FSMC_BTR2_DATAST_Pos) /*!< 0x00000400 */
7297 #define FSMC_BTR2_DATAST_3 (0x08U << FSMC_BTR2_DATAST_Pos) /*!< 0x00000800 */
7298 #define FSMC_BTR2_DATAST_4 (0x10U << FSMC_BTR2_DATAST_Pos) /*!< 0x00001000 */
7299 #define FSMC_BTR2_DATAST_5 (0x20U << FSMC_BTR2_DATAST_Pos) /*!< 0x00002000 */
7300 #define FSMC_BTR2_DATAST_6 (0x40U << FSMC_BTR2_DATAST_Pos) /*!< 0x00004000 */
7301 #define FSMC_BTR2_DATAST_7 (0x80U << FSMC_BTR2_DATAST_Pos) /*!< 0x00008000 */
7302
7303 #define FSMC_BTR2_BUSTURN_Pos (16U)
7304 #define FSMC_BTR2_BUSTURN_Msk (0xFU << FSMC_BTR2_BUSTURN_Pos) /*!< 0x000F0000 */
7305 #define FSMC_BTR2_BUSTURN FSMC_BTR2_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
7306 #define FSMC_BTR2_BUSTURN_0 (0x1U << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00010000 */
7307 #define FSMC_BTR2_BUSTURN_1 (0x2U << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00020000 */
7308 #define FSMC_BTR2_BUSTURN_2 (0x4U << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00040000 */
7309 #define FSMC_BTR2_BUSTURN_3 (0x8U << FSMC_BTR2_BUSTURN_Pos) /*!< 0x00080000 */
7310
7311 #define FSMC_BTR2_CLKDIV_Pos (20U)
7312 #define FSMC_BTR2_CLKDIV_Msk (0xFU << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00F00000 */
7313 #define FSMC_BTR2_CLKDIV FSMC_BTR2_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
7314 #define FSMC_BTR2_CLKDIV_0 (0x1U << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00100000 */
7315 #define FSMC_BTR2_CLKDIV_1 (0x2U << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00200000 */
7316 #define FSMC_BTR2_CLKDIV_2 (0x4U << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00400000 */
7317 #define FSMC_BTR2_CLKDIV_3 (0x8U << FSMC_BTR2_CLKDIV_Pos) /*!< 0x00800000 */
7318
7319 #define FSMC_BTR2_DATLAT_Pos (24U)
7320 #define FSMC_BTR2_DATLAT_Msk (0xFU << FSMC_BTR2_DATLAT_Pos) /*!< 0x0F000000 */
7321 #define FSMC_BTR2_DATLAT FSMC_BTR2_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
7322 #define FSMC_BTR2_DATLAT_0 (0x1U << FSMC_BTR2_DATLAT_Pos) /*!< 0x01000000 */
7323 #define FSMC_BTR2_DATLAT_1 (0x2U << FSMC_BTR2_DATLAT_Pos) /*!< 0x02000000 */
7324 #define FSMC_BTR2_DATLAT_2 (0x4U << FSMC_BTR2_DATLAT_Pos) /*!< 0x04000000 */
7325 #define FSMC_BTR2_DATLAT_3 (0x8U << FSMC_BTR2_DATLAT_Pos) /*!< 0x08000000 */
7326
7327 #define FSMC_BTR2_ACCMOD_Pos (28U)
7328 #define FSMC_BTR2_ACCMOD_Msk (0x3U << FSMC_BTR2_ACCMOD_Pos) /*!< 0x30000000 */
7329 #define FSMC_BTR2_ACCMOD FSMC_BTR2_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7330 #define FSMC_BTR2_ACCMOD_0 (0x1U << FSMC_BTR2_ACCMOD_Pos) /*!< 0x10000000 */
7331 #define FSMC_BTR2_ACCMOD_1 (0x2U << FSMC_BTR2_ACCMOD_Pos) /*!< 0x20000000 */
7332
7333 /******************* Bit definition for FSMC_BTR3 register *******************/
7334 #define FSMC_BTR3_ADDSET_Pos (0U)
7335 #define FSMC_BTR3_ADDSET_Msk (0xFU << FSMC_BTR3_ADDSET_Pos) /*!< 0x0000000F */
7336 #define FSMC_BTR3_ADDSET FSMC_BTR3_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7337 #define FSMC_BTR3_ADDSET_0 (0x1U << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000001 */
7338 #define FSMC_BTR3_ADDSET_1 (0x2U << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000002 */
7339 #define FSMC_BTR3_ADDSET_2 (0x4U << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000004 */
7340 #define FSMC_BTR3_ADDSET_3 (0x8U << FSMC_BTR3_ADDSET_Pos) /*!< 0x00000008 */
7341
7342 #define FSMC_BTR3_ADDHLD_Pos (4U)
7343 #define FSMC_BTR3_ADDHLD_Msk (0xFU << FSMC_BTR3_ADDHLD_Pos) /*!< 0x000000F0 */
7344 #define FSMC_BTR3_ADDHLD FSMC_BTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7345 #define FSMC_BTR3_ADDHLD_0 (0x1U << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000010 */
7346 #define FSMC_BTR3_ADDHLD_1 (0x2U << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000020 */
7347 #define FSMC_BTR3_ADDHLD_2 (0x4U << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000040 */
7348 #define FSMC_BTR3_ADDHLD_3 (0x8U << FSMC_BTR3_ADDHLD_Pos) /*!< 0x00000080 */
7349
7350 #define FSMC_BTR3_DATAST_Pos (8U)
7351 #define FSMC_BTR3_DATAST_Msk (0xFFU << FSMC_BTR3_DATAST_Pos) /*!< 0x0000FF00 */
7352 #define FSMC_BTR3_DATAST FSMC_BTR3_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
7353 #define FSMC_BTR3_DATAST_0 (0x01U << FSMC_BTR3_DATAST_Pos) /*!< 0x00000100 */
7354 #define FSMC_BTR3_DATAST_1 (0x02U << FSMC_BTR3_DATAST_Pos) /*!< 0x00000200 */
7355 #define FSMC_BTR3_DATAST_2 (0x04U << FSMC_BTR3_DATAST_Pos) /*!< 0x00000400 */
7356 #define FSMC_BTR3_DATAST_3 (0x08U << FSMC_BTR3_DATAST_Pos) /*!< 0x00000800 */
7357 #define FSMC_BTR3_DATAST_4 (0x10U << FSMC_BTR3_DATAST_Pos) /*!< 0x00001000 */
7358 #define FSMC_BTR3_DATAST_5 (0x20U << FSMC_BTR3_DATAST_Pos) /*!< 0x00002000 */
7359 #define FSMC_BTR3_DATAST_6 (0x40U << FSMC_BTR3_DATAST_Pos) /*!< 0x00004000 */
7360 #define FSMC_BTR3_DATAST_7 (0x80U << FSMC_BTR3_DATAST_Pos) /*!< 0x00008000 */
7361
7362 #define FSMC_BTR3_BUSTURN_Pos (16U)
7363 #define FSMC_BTR3_BUSTURN_Msk (0xFU << FSMC_BTR3_BUSTURN_Pos) /*!< 0x000F0000 */
7364 #define FSMC_BTR3_BUSTURN FSMC_BTR3_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
7365 #define FSMC_BTR3_BUSTURN_0 (0x1U << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00010000 */
7366 #define FSMC_BTR3_BUSTURN_1 (0x2U << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00020000 */
7367 #define FSMC_BTR3_BUSTURN_2 (0x4U << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00040000 */
7368 #define FSMC_BTR3_BUSTURN_3 (0x8U << FSMC_BTR3_BUSTURN_Pos) /*!< 0x00080000 */
7369
7370 #define FSMC_BTR3_CLKDIV_Pos (20U)
7371 #define FSMC_BTR3_CLKDIV_Msk (0xFU << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00F00000 */
7372 #define FSMC_BTR3_CLKDIV FSMC_BTR3_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
7373 #define FSMC_BTR3_CLKDIV_0 (0x1U << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00100000 */
7374 #define FSMC_BTR3_CLKDIV_1 (0x2U << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00200000 */
7375 #define FSMC_BTR3_CLKDIV_2 (0x4U << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00400000 */
7376 #define FSMC_BTR3_CLKDIV_3 (0x8U << FSMC_BTR3_CLKDIV_Pos) /*!< 0x00800000 */
7377
7378 #define FSMC_BTR3_DATLAT_Pos (24U)
7379 #define FSMC_BTR3_DATLAT_Msk (0xFU << FSMC_BTR3_DATLAT_Pos) /*!< 0x0F000000 */
7380 #define FSMC_BTR3_DATLAT FSMC_BTR3_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
7381 #define FSMC_BTR3_DATLAT_0 (0x1U << FSMC_BTR3_DATLAT_Pos) /*!< 0x01000000 */
7382 #define FSMC_BTR3_DATLAT_1 (0x2U << FSMC_BTR3_DATLAT_Pos) /*!< 0x02000000 */
7383 #define FSMC_BTR3_DATLAT_2 (0x4U << FSMC_BTR3_DATLAT_Pos) /*!< 0x04000000 */
7384 #define FSMC_BTR3_DATLAT_3 (0x8U << FSMC_BTR3_DATLAT_Pos) /*!< 0x08000000 */
7385
7386 #define FSMC_BTR3_ACCMOD_Pos (28U)
7387 #define FSMC_BTR3_ACCMOD_Msk (0x3U << FSMC_BTR3_ACCMOD_Pos) /*!< 0x30000000 */
7388 #define FSMC_BTR3_ACCMOD FSMC_BTR3_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7389 #define FSMC_BTR3_ACCMOD_0 (0x1U << FSMC_BTR3_ACCMOD_Pos) /*!< 0x10000000 */
7390 #define FSMC_BTR3_ACCMOD_1 (0x2U << FSMC_BTR3_ACCMOD_Pos) /*!< 0x20000000 */
7391
7392 /****************** Bit definition for FSMC_BTR4 register *******************/
7393 #define FSMC_BTR4_ADDSET_Pos (0U)
7394 #define FSMC_BTR4_ADDSET_Msk (0xFU << FSMC_BTR4_ADDSET_Pos) /*!< 0x0000000F */
7395 #define FSMC_BTR4_ADDSET FSMC_BTR4_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7396 #define FSMC_BTR4_ADDSET_0 (0x1U << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000001 */
7397 #define FSMC_BTR4_ADDSET_1 (0x2U << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000002 */
7398 #define FSMC_BTR4_ADDSET_2 (0x4U << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000004 */
7399 #define FSMC_BTR4_ADDSET_3 (0x8U << FSMC_BTR4_ADDSET_Pos) /*!< 0x00000008 */
7400
7401 #define FSMC_BTR4_ADDHLD_Pos (4U)
7402 #define FSMC_BTR4_ADDHLD_Msk (0xFU << FSMC_BTR4_ADDHLD_Pos) /*!< 0x000000F0 */
7403 #define FSMC_BTR4_ADDHLD FSMC_BTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7404 #define FSMC_BTR4_ADDHLD_0 (0x1U << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000010 */
7405 #define FSMC_BTR4_ADDHLD_1 (0x2U << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000020 */
7406 #define FSMC_BTR4_ADDHLD_2 (0x4U << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000040 */
7407 #define FSMC_BTR4_ADDHLD_3 (0x8U << FSMC_BTR4_ADDHLD_Pos) /*!< 0x00000080 */
7408
7409 #define FSMC_BTR4_DATAST_Pos (8U)
7410 #define FSMC_BTR4_DATAST_Msk (0xFFU << FSMC_BTR4_DATAST_Pos) /*!< 0x0000FF00 */
7411 #define FSMC_BTR4_DATAST FSMC_BTR4_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
7412 #define FSMC_BTR4_DATAST_0 (0x01U << FSMC_BTR4_DATAST_Pos) /*!< 0x00000100 */
7413 #define FSMC_BTR4_DATAST_1 (0x02U << FSMC_BTR4_DATAST_Pos) /*!< 0x00000200 */
7414 #define FSMC_BTR4_DATAST_2 (0x04U << FSMC_BTR4_DATAST_Pos) /*!< 0x00000400 */
7415 #define FSMC_BTR4_DATAST_3 (0x08U << FSMC_BTR4_DATAST_Pos) /*!< 0x00000800 */
7416 #define FSMC_BTR4_DATAST_4 (0x10U << FSMC_BTR4_DATAST_Pos) /*!< 0x00001000 */
7417 #define FSMC_BTR4_DATAST_5 (0x20U << FSMC_BTR4_DATAST_Pos) /*!< 0x00002000 */
7418 #define FSMC_BTR4_DATAST_6 (0x40U << FSMC_BTR4_DATAST_Pos) /*!< 0x00004000 */
7419 #define FSMC_BTR4_DATAST_7 (0x80U << FSMC_BTR4_DATAST_Pos) /*!< 0x00008000 */
7420
7421 #define FSMC_BTR4_BUSTURN_Pos (16U)
7422 #define FSMC_BTR4_BUSTURN_Msk (0xFU << FSMC_BTR4_BUSTURN_Pos) /*!< 0x000F0000 */
7423 #define FSMC_BTR4_BUSTURN FSMC_BTR4_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
7424 #define FSMC_BTR4_BUSTURN_0 (0x1U << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00010000 */
7425 #define FSMC_BTR4_BUSTURN_1 (0x2U << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00020000 */
7426 #define FSMC_BTR4_BUSTURN_2 (0x4U << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00040000 */
7427 #define FSMC_BTR4_BUSTURN_3 (0x8U << FSMC_BTR4_BUSTURN_Pos) /*!< 0x00080000 */
7428
7429 #define FSMC_BTR4_CLKDIV_Pos (20U)
7430 #define FSMC_BTR4_CLKDIV_Msk (0xFU << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00F00000 */
7431 #define FSMC_BTR4_CLKDIV FSMC_BTR4_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */
7432 #define FSMC_BTR4_CLKDIV_0 (0x1U << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00100000 */
7433 #define FSMC_BTR4_CLKDIV_1 (0x2U << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00200000 */
7434 #define FSMC_BTR4_CLKDIV_2 (0x4U << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00400000 */
7435 #define FSMC_BTR4_CLKDIV_3 (0x8U << FSMC_BTR4_CLKDIV_Pos) /*!< 0x00800000 */
7436
7437 #define FSMC_BTR4_DATLAT_Pos (24U)
7438 #define FSMC_BTR4_DATLAT_Msk (0xFU << FSMC_BTR4_DATLAT_Pos) /*!< 0x0F000000 */
7439 #define FSMC_BTR4_DATLAT FSMC_BTR4_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */
7440 #define FSMC_BTR4_DATLAT_0 (0x1U << FSMC_BTR4_DATLAT_Pos) /*!< 0x01000000 */
7441 #define FSMC_BTR4_DATLAT_1 (0x2U << FSMC_BTR4_DATLAT_Pos) /*!< 0x02000000 */
7442 #define FSMC_BTR4_DATLAT_2 (0x4U << FSMC_BTR4_DATLAT_Pos) /*!< 0x04000000 */
7443 #define FSMC_BTR4_DATLAT_3 (0x8U << FSMC_BTR4_DATLAT_Pos) /*!< 0x08000000 */
7444
7445 #define FSMC_BTR4_ACCMOD_Pos (28U)
7446 #define FSMC_BTR4_ACCMOD_Msk (0x3U << FSMC_BTR4_ACCMOD_Pos) /*!< 0x30000000 */
7447 #define FSMC_BTR4_ACCMOD FSMC_BTR4_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7448 #define FSMC_BTR4_ACCMOD_0 (0x1U << FSMC_BTR4_ACCMOD_Pos) /*!< 0x10000000 */
7449 #define FSMC_BTR4_ACCMOD_1 (0x2U << FSMC_BTR4_ACCMOD_Pos) /*!< 0x20000000 */
7450
7451 /****************** Bit definition for FSMC_BWTR1 register ******************/
7452 #define FSMC_BWTR1_ADDSET_Pos (0U)
7453 #define FSMC_BWTR1_ADDSET_Msk (0xFU << FSMC_BWTR1_ADDSET_Pos) /*!< 0x0000000F */
7454 #define FSMC_BWTR1_ADDSET FSMC_BWTR1_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7455 #define FSMC_BWTR1_ADDSET_0 (0x1U << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000001 */
7456 #define FSMC_BWTR1_ADDSET_1 (0x2U << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000002 */
7457 #define FSMC_BWTR1_ADDSET_2 (0x4U << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000004 */
7458 #define FSMC_BWTR1_ADDSET_3 (0x8U << FSMC_BWTR1_ADDSET_Pos) /*!< 0x00000008 */
7459
7460 #define FSMC_BWTR1_ADDHLD_Pos (4U)
7461 #define FSMC_BWTR1_ADDHLD_Msk (0xFU << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x000000F0 */
7462 #define FSMC_BWTR1_ADDHLD FSMC_BWTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7463 #define FSMC_BWTR1_ADDHLD_0 (0x1U << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000010 */
7464 #define FSMC_BWTR1_ADDHLD_1 (0x2U << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000020 */
7465 #define FSMC_BWTR1_ADDHLD_2 (0x4U << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000040 */
7466 #define FSMC_BWTR1_ADDHLD_3 (0x8U << FSMC_BWTR1_ADDHLD_Pos) /*!< 0x00000080 */
7467
7468 #define FSMC_BWTR1_DATAST_Pos (8U)
7469 #define FSMC_BWTR1_DATAST_Msk (0xFFU << FSMC_BWTR1_DATAST_Pos) /*!< 0x0000FF00 */
7470 #define FSMC_BWTR1_DATAST FSMC_BWTR1_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
7471 #define FSMC_BWTR1_DATAST_0 (0x01U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000100 */
7472 #define FSMC_BWTR1_DATAST_1 (0x02U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000200 */
7473 #define FSMC_BWTR1_DATAST_2 (0x04U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000400 */
7474 #define FSMC_BWTR1_DATAST_3 (0x08U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00000800 */
7475 #define FSMC_BWTR1_DATAST_4 (0x10U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00001000 */
7476 #define FSMC_BWTR1_DATAST_5 (0x20U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00002000 */
7477 #define FSMC_BWTR1_DATAST_6 (0x40U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00004000 */
7478 #define FSMC_BWTR1_DATAST_7 (0x80U << FSMC_BWTR1_DATAST_Pos) /*!< 0x00008000 */
7479
7480 #define FSMC_BWTR1_BUSTURN_Pos (16U)
7481 #define FSMC_BWTR1_BUSTURN_Msk (0xFU << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x000F0000 */
7482 #define FSMC_BWTR1_BUSTURN FSMC_BWTR1_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
7483 #define FSMC_BWTR1_BUSTURN_0 (0x1U << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00010000 */
7484 #define FSMC_BWTR1_BUSTURN_1 (0x2U << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00020000 */
7485 #define FSMC_BWTR1_BUSTURN_2 (0x4U << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00040000 */
7486 #define FSMC_BWTR1_BUSTURN_3 (0x8U << FSMC_BWTR1_BUSTURN_Pos) /*!< 0x00080000 */
7487
7488 #define FSMC_BWTR1_ACCMOD_Pos (28U)
7489 #define FSMC_BWTR1_ACCMOD_Msk (0x3U << FSMC_BWTR1_ACCMOD_Pos) /*!< 0x30000000 */
7490 #define FSMC_BWTR1_ACCMOD FSMC_BWTR1_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7491 #define FSMC_BWTR1_ACCMOD_0 (0x1U << FSMC_BWTR1_ACCMOD_Pos) /*!< 0x10000000 */
7492 #define FSMC_BWTR1_ACCMOD_1 (0x2U << FSMC_BWTR1_ACCMOD_Pos) /*!< 0x20000000 */
7493
7494 /****************** Bit definition for FSMC_BWTR2 register ******************/
7495 #define FSMC_BWTR2_ADDSET_Pos (0U)
7496 #define FSMC_BWTR2_ADDSET_Msk (0xFU << FSMC_BWTR2_ADDSET_Pos) /*!< 0x0000000F */
7497 #define FSMC_BWTR2_ADDSET FSMC_BWTR2_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7498 #define FSMC_BWTR2_ADDSET_0 (0x1U << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000001 */
7499 #define FSMC_BWTR2_ADDSET_1 (0x2U << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000002 */
7500 #define FSMC_BWTR2_ADDSET_2 (0x4U << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000004 */
7501 #define FSMC_BWTR2_ADDSET_3 (0x8U << FSMC_BWTR2_ADDSET_Pos) /*!< 0x00000008 */
7502
7503 #define FSMC_BWTR2_ADDHLD_Pos (4U)
7504 #define FSMC_BWTR2_ADDHLD_Msk (0xFU << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x000000F0 */
7505 #define FSMC_BWTR2_ADDHLD FSMC_BWTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7506 #define FSMC_BWTR2_ADDHLD_0 (0x1U << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000010 */
7507 #define FSMC_BWTR2_ADDHLD_1 (0x2U << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000020 */
7508 #define FSMC_BWTR2_ADDHLD_2 (0x4U << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000040 */
7509 #define FSMC_BWTR2_ADDHLD_3 (0x8U << FSMC_BWTR2_ADDHLD_Pos) /*!< 0x00000080 */
7510
7511 #define FSMC_BWTR2_DATAST_Pos (8U)
7512 #define FSMC_BWTR2_DATAST_Msk (0xFFU << FSMC_BWTR2_DATAST_Pos) /*!< 0x0000FF00 */
7513 #define FSMC_BWTR2_DATAST FSMC_BWTR2_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
7514 #define FSMC_BWTR2_DATAST_0 (0x01U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000100 */
7515 #define FSMC_BWTR2_DATAST_1 (0x02U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000200 */
7516 #define FSMC_BWTR2_DATAST_2 (0x04U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000400 */
7517 #define FSMC_BWTR2_DATAST_3 (0x08U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00000800 */
7518 #define FSMC_BWTR2_DATAST_4 (0x10U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00001000 */
7519 #define FSMC_BWTR2_DATAST_5 (0x20U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00002000 */
7520 #define FSMC_BWTR2_DATAST_6 (0x40U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00004000 */
7521 #define FSMC_BWTR2_DATAST_7 (0x80U << FSMC_BWTR2_DATAST_Pos) /*!< 0x00008000 */
7522
7523 #define FSMC_BWTR2_BUSTURN_Pos (16U)
7524 #define FSMC_BWTR2_BUSTURN_Msk (0xFU << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x000F0000 */
7525 #define FSMC_BWTR2_BUSTURN FSMC_BWTR2_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
7526 #define FSMC_BWTR2_BUSTURN_0 (0x1U << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00010000 */
7527 #define FSMC_BWTR2_BUSTURN_1 (0x2U << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00020000 */
7528 #define FSMC_BWTR2_BUSTURN_2 (0x4U << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00040000 */
7529 #define FSMC_BWTR2_BUSTURN_3 (0x8U << FSMC_BWTR2_BUSTURN_Pos) /*!< 0x00080000 */
7530
7531 #define FSMC_BWTR2_ACCMOD_Pos (28U)
7532 #define FSMC_BWTR2_ACCMOD_Msk (0x3U << FSMC_BWTR2_ACCMOD_Pos) /*!< 0x30000000 */
7533 #define FSMC_BWTR2_ACCMOD FSMC_BWTR2_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7534 #define FSMC_BWTR2_ACCMOD_0 (0x1U << FSMC_BWTR2_ACCMOD_Pos) /*!< 0x10000000 */
7535 #define FSMC_BWTR2_ACCMOD_1 (0x2U << FSMC_BWTR2_ACCMOD_Pos) /*!< 0x20000000 */
7536
7537 /****************** Bit definition for FSMC_BWTR3 register ******************/
7538 #define FSMC_BWTR3_ADDSET_Pos (0U)
7539 #define FSMC_BWTR3_ADDSET_Msk (0xFU << FSMC_BWTR3_ADDSET_Pos) /*!< 0x0000000F */
7540 #define FSMC_BWTR3_ADDSET FSMC_BWTR3_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7541 #define FSMC_BWTR3_ADDSET_0 (0x1U << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000001 */
7542 #define FSMC_BWTR3_ADDSET_1 (0x2U << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000002 */
7543 #define FSMC_BWTR3_ADDSET_2 (0x4U << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000004 */
7544 #define FSMC_BWTR3_ADDSET_3 (0x8U << FSMC_BWTR3_ADDSET_Pos) /*!< 0x00000008 */
7545
7546 #define FSMC_BWTR3_ADDHLD_Pos (4U)
7547 #define FSMC_BWTR3_ADDHLD_Msk (0xFU << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x000000F0 */
7548 #define FSMC_BWTR3_ADDHLD FSMC_BWTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7549 #define FSMC_BWTR3_ADDHLD_0 (0x1U << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000010 */
7550 #define FSMC_BWTR3_ADDHLD_1 (0x2U << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000020 */
7551 #define FSMC_BWTR3_ADDHLD_2 (0x4U << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000040 */
7552 #define FSMC_BWTR3_ADDHLD_3 (0x8U << FSMC_BWTR3_ADDHLD_Pos) /*!< 0x00000080 */
7553
7554 #define FSMC_BWTR3_DATAST_Pos (8U)
7555 #define FSMC_BWTR3_DATAST_Msk (0xFFU << FSMC_BWTR3_DATAST_Pos) /*!< 0x0000FF00 */
7556 #define FSMC_BWTR3_DATAST FSMC_BWTR3_DATAST_Msk /*!<DATAST [7:0] bits (Data-phase duration) */
7557 #define FSMC_BWTR3_DATAST_0 (0x01U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000100 */
7558 #define FSMC_BWTR3_DATAST_1 (0x02U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000200 */
7559 #define FSMC_BWTR3_DATAST_2 (0x04U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000400 */
7560 #define FSMC_BWTR3_DATAST_3 (0x08U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00000800 */
7561 #define FSMC_BWTR3_DATAST_4 (0x10U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00001000 */
7562 #define FSMC_BWTR3_DATAST_5 (0x20U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00002000 */
7563 #define FSMC_BWTR3_DATAST_6 (0x40U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00004000 */
7564 #define FSMC_BWTR3_DATAST_7 (0x80U << FSMC_BWTR3_DATAST_Pos) /*!< 0x00008000 */
7565
7566 #define FSMC_BWTR3_BUSTURN_Pos (16U)
7567 #define FSMC_BWTR3_BUSTURN_Msk (0xFU << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x000F0000 */
7568 #define FSMC_BWTR3_BUSTURN FSMC_BWTR3_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
7569 #define FSMC_BWTR3_BUSTURN_0 (0x1U << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00010000 */
7570 #define FSMC_BWTR3_BUSTURN_1 (0x2U << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00020000 */
7571 #define FSMC_BWTR3_BUSTURN_2 (0x4U << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00040000 */
7572 #define FSMC_BWTR3_BUSTURN_3 (0x8U << FSMC_BWTR3_BUSTURN_Pos) /*!< 0x00080000 */
7573
7574 #define FSMC_BWTR3_ACCMOD_Pos (28U)
7575 #define FSMC_BWTR3_ACCMOD_Msk (0x3U << FSMC_BWTR3_ACCMOD_Pos) /*!< 0x30000000 */
7576 #define FSMC_BWTR3_ACCMOD FSMC_BWTR3_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7577 #define FSMC_BWTR3_ACCMOD_0 (0x1U << FSMC_BWTR3_ACCMOD_Pos) /*!< 0x10000000 */
7578 #define FSMC_BWTR3_ACCMOD_1 (0x2U << FSMC_BWTR3_ACCMOD_Pos) /*!< 0x20000000 */
7579
7580 /****************** Bit definition for FSMC_BWTR4 register ******************/
7581 #define FSMC_BWTR4_ADDSET_Pos (0U)
7582 #define FSMC_BWTR4_ADDSET_Msk (0xFU << FSMC_BWTR4_ADDSET_Pos) /*!< 0x0000000F */
7583 #define FSMC_BWTR4_ADDSET FSMC_BWTR4_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */
7584 #define FSMC_BWTR4_ADDSET_0 (0x1U << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000001 */
7585 #define FSMC_BWTR4_ADDSET_1 (0x2U << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000002 */
7586 #define FSMC_BWTR4_ADDSET_2 (0x4U << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000004 */
7587 #define FSMC_BWTR4_ADDSET_3 (0x8U << FSMC_BWTR4_ADDSET_Pos) /*!< 0x00000008 */
7588
7589 #define FSMC_BWTR4_ADDHLD_Pos (4U)
7590 #define FSMC_BWTR4_ADDHLD_Msk (0xFU << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x000000F0 */
7591 #define FSMC_BWTR4_ADDHLD FSMC_BWTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
7592 #define FSMC_BWTR4_ADDHLD_0 (0x1U << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000010 */
7593 #define FSMC_BWTR4_ADDHLD_1 (0x2U << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000020 */
7594 #define FSMC_BWTR4_ADDHLD_2 (0x4U << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000040 */
7595 #define FSMC_BWTR4_ADDHLD_3 (0x8U << FSMC_BWTR4_ADDHLD_Pos) /*!< 0x00000080 */
7596
7597 #define FSMC_BWTR4_DATAST_Pos (8U)
7598 #define FSMC_BWTR4_DATAST_Msk (0xFFU << FSMC_BWTR4_DATAST_Pos) /*!< 0x0000FF00 */
7599 #define FSMC_BWTR4_DATAST FSMC_BWTR4_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
7600 #define FSMC_BWTR4_DATAST_0 0x00000100U /*!<Bit 0 */
7601 #define FSMC_BWTR4_DATAST_1 0x00000200U /*!<Bit 1 */
7602 #define FSMC_BWTR4_DATAST_2 0x00000400U /*!<Bit 2 */
7603 #define FSMC_BWTR4_DATAST_3 0x00000800U /*!<Bit 3 */
7604 #define FSMC_BWTR4_DATAST_4 0x00001000U /*!<Bit 4 */
7605 #define FSMC_BWTR4_DATAST_5 0x00002000U /*!<Bit 5 */
7606 #define FSMC_BWTR4_DATAST_6 0x00004000U /*!<Bit 6 */
7607 #define FSMC_BWTR4_DATAST_7 0x00008000U /*!<Bit 7 */
7608
7609 #define FSMC_BWTR4_BUSTURN_Pos (16U)
7610 #define FSMC_BWTR4_BUSTURN_Msk (0xFU << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x000F0000 */
7611 #define FSMC_BWTR4_BUSTURN FSMC_BWTR4_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
7612 #define FSMC_BWTR4_BUSTURN_0 (0x1U << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00010000 */
7613 #define FSMC_BWTR4_BUSTURN_1 (0x2U << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00020000 */
7614 #define FSMC_BWTR4_BUSTURN_2 (0x4U << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00040000 */
7615 #define FSMC_BWTR4_BUSTURN_3 (0x8U << FSMC_BWTR4_BUSTURN_Pos) /*!< 0x00080000 */
7616
7617 #define FSMC_BWTR4_ACCMOD_Pos (28U)
7618 #define FSMC_BWTR4_ACCMOD_Msk (0x3U << FSMC_BWTR4_ACCMOD_Pos) /*!< 0x30000000 */
7619 #define FSMC_BWTR4_ACCMOD FSMC_BWTR4_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */
7620 #define FSMC_BWTR4_ACCMOD_0 (0x1U << FSMC_BWTR4_ACCMOD_Pos) /*!< 0x10000000 */
7621 #define FSMC_BWTR4_ACCMOD_1 (0x2U << FSMC_BWTR4_ACCMOD_Pos) /*!< 0x20000000 */
7622
7623 /******************************************************************************/
7624 /* */
7625 /* General Purpose I/O */
7626 /* */
7627 /******************************************************************************/
7628 /****************** Bits definition for GPIO_MODER register *****************/
7629 #define GPIO_MODER_MODER0_Pos (0U)
7630 #define GPIO_MODER_MODER0_Msk (0x3U << GPIO_MODER_MODER0_Pos) /*!< 0x00000003 */
7631 #define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk
7632 #define GPIO_MODER_MODER0_0 (0x1U << GPIO_MODER_MODER0_Pos) /*!< 0x00000001 */
7633 #define GPIO_MODER_MODER0_1 (0x2U << GPIO_MODER_MODER0_Pos) /*!< 0x00000002 */
7634 #define GPIO_MODER_MODER1_Pos (2U)
7635 #define GPIO_MODER_MODER1_Msk (0x3U << GPIO_MODER_MODER1_Pos) /*!< 0x0000000C */
7636 #define GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk
7637 #define GPIO_MODER_MODER1_0 (0x1U << GPIO_MODER_MODER1_Pos) /*!< 0x00000004 */
7638 #define GPIO_MODER_MODER1_1 (0x2U << GPIO_MODER_MODER1_Pos) /*!< 0x00000008 */
7639 #define GPIO_MODER_MODER2_Pos (4U)
7640 #define GPIO_MODER_MODER2_Msk (0x3U << GPIO_MODER_MODER2_Pos) /*!< 0x00000030 */
7641 #define GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk
7642 #define GPIO_MODER_MODER2_0 (0x1U << GPIO_MODER_MODER2_Pos) /*!< 0x00000010 */
7643 #define GPIO_MODER_MODER2_1 (0x2U << GPIO_MODER_MODER2_Pos) /*!< 0x00000020 */
7644 #define GPIO_MODER_MODER3_Pos (6U)
7645 #define GPIO_MODER_MODER3_Msk (0x3U << GPIO_MODER_MODER3_Pos) /*!< 0x000000C0 */
7646 #define GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk
7647 #define GPIO_MODER_MODER3_0 (0x1U << GPIO_MODER_MODER3_Pos) /*!< 0x00000040 */
7648 #define GPIO_MODER_MODER3_1 (0x2U << GPIO_MODER_MODER3_Pos) /*!< 0x00000080 */
7649 #define GPIO_MODER_MODER4_Pos (8U)
7650 #define GPIO_MODER_MODER4_Msk (0x3U << GPIO_MODER_MODER4_Pos) /*!< 0x00000300 */
7651 #define GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk
7652 #define GPIO_MODER_MODER4_0 (0x1U << GPIO_MODER_MODER4_Pos) /*!< 0x00000100 */
7653 #define GPIO_MODER_MODER4_1 (0x2U << GPIO_MODER_MODER4_Pos) /*!< 0x00000200 */
7654 #define GPIO_MODER_MODER5_Pos (10U)
7655 #define GPIO_MODER_MODER5_Msk (0x3U << GPIO_MODER_MODER5_Pos) /*!< 0x00000C00 */
7656 #define GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk
7657 #define GPIO_MODER_MODER5_0 (0x1U << GPIO_MODER_MODER5_Pos) /*!< 0x00000400 */
7658 #define GPIO_MODER_MODER5_1 (0x2U << GPIO_MODER_MODER5_Pos) /*!< 0x00000800 */
7659 #define GPIO_MODER_MODER6_Pos (12U)
7660 #define GPIO_MODER_MODER6_Msk (0x3U << GPIO_MODER_MODER6_Pos) /*!< 0x00003000 */
7661 #define GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk
7662 #define GPIO_MODER_MODER6_0 (0x1U << GPIO_MODER_MODER6_Pos) /*!< 0x00001000 */
7663 #define GPIO_MODER_MODER6_1 (0x2U << GPIO_MODER_MODER6_Pos) /*!< 0x00002000 */
7664 #define GPIO_MODER_MODER7_Pos (14U)
7665 #define GPIO_MODER_MODER7_Msk (0x3U << GPIO_MODER_MODER7_Pos) /*!< 0x0000C000 */
7666 #define GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk
7667 #define GPIO_MODER_MODER7_0 (0x1U << GPIO_MODER_MODER7_Pos) /*!< 0x00004000 */
7668 #define GPIO_MODER_MODER7_1 (0x2U << GPIO_MODER_MODER7_Pos) /*!< 0x00008000 */
7669 #define GPIO_MODER_MODER8_Pos (16U)
7670 #define GPIO_MODER_MODER8_Msk (0x3U << GPIO_MODER_MODER8_Pos) /*!< 0x00030000 */
7671 #define GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk
7672 #define GPIO_MODER_MODER8_0 (0x1U << GPIO_MODER_MODER8_Pos) /*!< 0x00010000 */
7673 #define GPIO_MODER_MODER8_1 (0x2U << GPIO_MODER_MODER8_Pos) /*!< 0x00020000 */
7674 #define GPIO_MODER_MODER9_Pos (18U)
7675 #define GPIO_MODER_MODER9_Msk (0x3U << GPIO_MODER_MODER9_Pos) /*!< 0x000C0000 */
7676 #define GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk
7677 #define GPIO_MODER_MODER9_0 (0x1U << GPIO_MODER_MODER9_Pos) /*!< 0x00040000 */
7678 #define GPIO_MODER_MODER9_1 (0x2U << GPIO_MODER_MODER9_Pos) /*!< 0x00080000 */
7679 #define GPIO_MODER_MODER10_Pos (20U)
7680 #define GPIO_MODER_MODER10_Msk (0x3U << GPIO_MODER_MODER10_Pos) /*!< 0x00300000 */
7681 #define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk
7682 #define GPIO_MODER_MODER10_0 (0x1U << GPIO_MODER_MODER10_Pos) /*!< 0x00100000 */
7683 #define GPIO_MODER_MODER10_1 (0x2U << GPIO_MODER_MODER10_Pos) /*!< 0x00200000 */
7684 #define GPIO_MODER_MODER11_Pos (22U)
7685 #define GPIO_MODER_MODER11_Msk (0x3U << GPIO_MODER_MODER11_Pos) /*!< 0x00C00000 */
7686 #define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk
7687 #define GPIO_MODER_MODER11_0 (0x1U << GPIO_MODER_MODER11_Pos) /*!< 0x00400000 */
7688 #define GPIO_MODER_MODER11_1 (0x2U << GPIO_MODER_MODER11_Pos) /*!< 0x00800000 */
7689 #define GPIO_MODER_MODER12_Pos (24U)
7690 #define GPIO_MODER_MODER12_Msk (0x3U << GPIO_MODER_MODER12_Pos) /*!< 0x03000000 */
7691 #define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk
7692 #define GPIO_MODER_MODER12_0 (0x1U << GPIO_MODER_MODER12_Pos) /*!< 0x01000000 */
7693 #define GPIO_MODER_MODER12_1 (0x2U << GPIO_MODER_MODER12_Pos) /*!< 0x02000000 */
7694 #define GPIO_MODER_MODER13_Pos (26U)
7695 #define GPIO_MODER_MODER13_Msk (0x3U << GPIO_MODER_MODER13_Pos) /*!< 0x0C000000 */
7696 #define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk
7697 #define GPIO_MODER_MODER13_0 (0x1U << GPIO_MODER_MODER13_Pos) /*!< 0x04000000 */
7698 #define GPIO_MODER_MODER13_1 (0x2U << GPIO_MODER_MODER13_Pos) /*!< 0x08000000 */
7699 #define GPIO_MODER_MODER14_Pos (28U)
7700 #define GPIO_MODER_MODER14_Msk (0x3U << GPIO_MODER_MODER14_Pos) /*!< 0x30000000 */
7701 #define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk
7702 #define GPIO_MODER_MODER14_0 (0x1U << GPIO_MODER_MODER14_Pos) /*!< 0x10000000 */
7703 #define GPIO_MODER_MODER14_1 (0x2U << GPIO_MODER_MODER14_Pos) /*!< 0x20000000 */
7704 #define GPIO_MODER_MODER15_Pos (30U)
7705 #define GPIO_MODER_MODER15_Msk (0x3U << GPIO_MODER_MODER15_Pos) /*!< 0xC0000000 */
7706 #define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk
7707 #define GPIO_MODER_MODER15_0 (0x1U << GPIO_MODER_MODER15_Pos) /*!< 0x40000000 */
7708 #define GPIO_MODER_MODER15_1 (0x2U << GPIO_MODER_MODER15_Pos) /*!< 0x80000000 */
7709
7710 /****************** Bits definition for GPIO_OTYPER register ****************/
7711 #define GPIO_OTYPER_OT_0 0x00000001U
7712 #define GPIO_OTYPER_OT_1 0x00000002U
7713 #define GPIO_OTYPER_OT_2 0x00000004U
7714 #define GPIO_OTYPER_OT_3 0x00000008U
7715 #define GPIO_OTYPER_OT_4 0x00000010U
7716 #define GPIO_OTYPER_OT_5 0x00000020U
7717 #define GPIO_OTYPER_OT_6 0x00000040U
7718 #define GPIO_OTYPER_OT_7 0x00000080U
7719 #define GPIO_OTYPER_OT_8 0x00000100U
7720 #define GPIO_OTYPER_OT_9 0x00000200U
7721 #define GPIO_OTYPER_OT_10 0x00000400U
7722 #define GPIO_OTYPER_OT_11 0x00000800U
7723 #define GPIO_OTYPER_OT_12 0x00001000U
7724 #define GPIO_OTYPER_OT_13 0x00002000U
7725 #define GPIO_OTYPER_OT_14 0x00004000U
7726 #define GPIO_OTYPER_OT_15 0x00008000U
7727
7728 /****************** Bits definition for GPIO_OSPEEDR register ***************/
7729 #define GPIO_OSPEEDER_OSPEEDR0_Pos (0U)
7730 #define GPIO_OSPEEDER_OSPEEDR0_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR0_Pos) /*!< 0x00000003 */
7731 #define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDER_OSPEEDR0_Msk
7732 #define GPIO_OSPEEDER_OSPEEDR0_0 (0x1U << GPIO_OSPEEDER_OSPEEDR0_Pos) /*!< 0x00000001 */
7733 #define GPIO_OSPEEDER_OSPEEDR0_1 (0x2U << GPIO_OSPEEDER_OSPEEDR0_Pos) /*!< 0x00000002 */
7734
7735 #define GPIO_OSPEEDER_OSPEEDR1_Pos (2U)
7736 #define GPIO_OSPEEDER_OSPEEDR1_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR1_Pos) /*!< 0x0000000C */
7737 #define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDER_OSPEEDR1_Msk
7738 #define GPIO_OSPEEDER_OSPEEDR1_0 (0x1U << GPIO_OSPEEDER_OSPEEDR1_Pos) /*!< 0x00000004 */
7739 #define GPIO_OSPEEDER_OSPEEDR1_1 (0x2U << GPIO_OSPEEDER_OSPEEDR1_Pos) /*!< 0x00000008 */
7740
7741 #define GPIO_OSPEEDER_OSPEEDR2_Pos (4U)
7742 #define GPIO_OSPEEDER_OSPEEDR2_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR2_Pos) /*!< 0x00000030 */
7743 #define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDER_OSPEEDR2_Msk
7744 #define GPIO_OSPEEDER_OSPEEDR2_0 (0x1U << GPIO_OSPEEDER_OSPEEDR2_Pos) /*!< 0x00000010 */
7745 #define GPIO_OSPEEDER_OSPEEDR2_1 (0x2U << GPIO_OSPEEDER_OSPEEDR2_Pos) /*!< 0x00000020 */
7746
7747 #define GPIO_OSPEEDER_OSPEEDR3_Pos (6U)
7748 #define GPIO_OSPEEDER_OSPEEDR3_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR3_Pos) /*!< 0x000000C0 */
7749 #define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDER_OSPEEDR3_Msk
7750 #define GPIO_OSPEEDER_OSPEEDR3_0 (0x1U << GPIO_OSPEEDER_OSPEEDR3_Pos) /*!< 0x00000040 */
7751 #define GPIO_OSPEEDER_OSPEEDR3_1 (0x2U << GPIO_OSPEEDER_OSPEEDR3_Pos) /*!< 0x00000080 */
7752
7753 #define GPIO_OSPEEDER_OSPEEDR4_Pos (8U)
7754 #define GPIO_OSPEEDER_OSPEEDR4_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR4_Pos) /*!< 0x00000300 */
7755 #define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDER_OSPEEDR4_Msk
7756 #define GPIO_OSPEEDER_OSPEEDR4_0 (0x1U << GPIO_OSPEEDER_OSPEEDR4_Pos) /*!< 0x00000100 */
7757 #define GPIO_OSPEEDER_OSPEEDR4_1 (0x2U << GPIO_OSPEEDER_OSPEEDR4_Pos) /*!< 0x00000200 */
7758
7759 #define GPIO_OSPEEDER_OSPEEDR5_Pos (10U)
7760 #define GPIO_OSPEEDER_OSPEEDR5_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR5_Pos) /*!< 0x00000C00 */
7761 #define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDER_OSPEEDR5_Msk
7762 #define GPIO_OSPEEDER_OSPEEDR5_0 (0x1U << GPIO_OSPEEDER_OSPEEDR5_Pos) /*!< 0x00000400 */
7763 #define GPIO_OSPEEDER_OSPEEDR5_1 (0x2U << GPIO_OSPEEDER_OSPEEDR5_Pos) /*!< 0x00000800 */
7764
7765 #define GPIO_OSPEEDER_OSPEEDR6_Pos (12U)
7766 #define GPIO_OSPEEDER_OSPEEDR6_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR6_Pos) /*!< 0x00003000 */
7767 #define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDER_OSPEEDR6_Msk
7768 #define GPIO_OSPEEDER_OSPEEDR6_0 (0x1U << GPIO_OSPEEDER_OSPEEDR6_Pos) /*!< 0x00001000 */
7769 #define GPIO_OSPEEDER_OSPEEDR6_1 (0x2U << GPIO_OSPEEDER_OSPEEDR6_Pos) /*!< 0x00002000 */
7770
7771 #define GPIO_OSPEEDER_OSPEEDR7_Pos (14U)
7772 #define GPIO_OSPEEDER_OSPEEDR7_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR7_Pos) /*!< 0x0000C000 */
7773 #define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDER_OSPEEDR7_Msk
7774 #define GPIO_OSPEEDER_OSPEEDR7_0 (0x1U << GPIO_OSPEEDER_OSPEEDR7_Pos) /*!< 0x00004000 */
7775 #define GPIO_OSPEEDER_OSPEEDR7_1 (0x2U << GPIO_OSPEEDER_OSPEEDR7_Pos) /*!< 0x00008000 */
7776
7777 #define GPIO_OSPEEDER_OSPEEDR8_Pos (16U)
7778 #define GPIO_OSPEEDER_OSPEEDR8_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR8_Pos) /*!< 0x00030000 */
7779 #define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDER_OSPEEDR8_Msk
7780 #define GPIO_OSPEEDER_OSPEEDR8_0 (0x1U << GPIO_OSPEEDER_OSPEEDR8_Pos) /*!< 0x00010000 */
7781 #define GPIO_OSPEEDER_OSPEEDR8_1 (0x2U << GPIO_OSPEEDER_OSPEEDR8_Pos) /*!< 0x00020000 */
7782
7783 #define GPIO_OSPEEDER_OSPEEDR9_Pos (18U)
7784 #define GPIO_OSPEEDER_OSPEEDR9_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR9_Pos) /*!< 0x000C0000 */
7785 #define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDER_OSPEEDR9_Msk
7786 #define GPIO_OSPEEDER_OSPEEDR9_0 (0x1U << GPIO_OSPEEDER_OSPEEDR9_Pos) /*!< 0x00040000 */
7787 #define GPIO_OSPEEDER_OSPEEDR9_1 (0x2U << GPIO_OSPEEDER_OSPEEDR9_Pos) /*!< 0x00080000 */
7788
7789 #define GPIO_OSPEEDER_OSPEEDR10_Pos (20U)
7790 #define GPIO_OSPEEDER_OSPEEDR10_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR10_Pos) /*!< 0x00300000 */
7791 #define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDER_OSPEEDR10_Msk
7792 #define GPIO_OSPEEDER_OSPEEDR10_0 (0x1U << GPIO_OSPEEDER_OSPEEDR10_Pos) /*!< 0x00100000 */
7793 #define GPIO_OSPEEDER_OSPEEDR10_1 (0x2U << GPIO_OSPEEDER_OSPEEDR10_Pos) /*!< 0x00200000 */
7794
7795 #define GPIO_OSPEEDER_OSPEEDR11_Pos (22U)
7796 #define GPIO_OSPEEDER_OSPEEDR11_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR11_Pos) /*!< 0x00C00000 */
7797 #define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDER_OSPEEDR11_Msk
7798 #define GPIO_OSPEEDER_OSPEEDR11_0 (0x1U << GPIO_OSPEEDER_OSPEEDR11_Pos) /*!< 0x00400000 */
7799 #define GPIO_OSPEEDER_OSPEEDR11_1 (0x2U << GPIO_OSPEEDER_OSPEEDR11_Pos) /*!< 0x00800000 */
7800
7801 #define GPIO_OSPEEDER_OSPEEDR12_Pos (24U)
7802 #define GPIO_OSPEEDER_OSPEEDR12_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR12_Pos) /*!< 0x03000000 */
7803 #define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDER_OSPEEDR12_Msk
7804 #define GPIO_OSPEEDER_OSPEEDR12_0 (0x1U << GPIO_OSPEEDER_OSPEEDR12_Pos) /*!< 0x01000000 */
7805 #define GPIO_OSPEEDER_OSPEEDR12_1 (0x2U << GPIO_OSPEEDER_OSPEEDR12_Pos) /*!< 0x02000000 */
7806
7807 #define GPIO_OSPEEDER_OSPEEDR13_Pos (26U)
7808 #define GPIO_OSPEEDER_OSPEEDR13_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR13_Pos) /*!< 0x0C000000 */
7809 #define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDER_OSPEEDR13_Msk
7810 #define GPIO_OSPEEDER_OSPEEDR13_0 (0x1U << GPIO_OSPEEDER_OSPEEDR13_Pos) /*!< 0x04000000 */
7811 #define GPIO_OSPEEDER_OSPEEDR13_1 (0x2U << GPIO_OSPEEDER_OSPEEDR13_Pos) /*!< 0x08000000 */
7812
7813 #define GPIO_OSPEEDER_OSPEEDR14_Pos (28U)
7814 #define GPIO_OSPEEDER_OSPEEDR14_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR14_Pos) /*!< 0x30000000 */
7815 #define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDER_OSPEEDR14_Msk
7816 #define GPIO_OSPEEDER_OSPEEDR14_0 (0x1U << GPIO_OSPEEDER_OSPEEDR14_Pos) /*!< 0x10000000 */
7817 #define GPIO_OSPEEDER_OSPEEDR14_1 (0x2U << GPIO_OSPEEDER_OSPEEDR14_Pos) /*!< 0x20000000 */
7818
7819 #define GPIO_OSPEEDER_OSPEEDR15_Pos (30U)
7820 #define GPIO_OSPEEDER_OSPEEDR15_Msk (0x3U << GPIO_OSPEEDER_OSPEEDR15_Pos) /*!< 0xC0000000 */
7821 #define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDER_OSPEEDR15_Msk
7822 #define GPIO_OSPEEDER_OSPEEDR15_0 (0x1U << GPIO_OSPEEDER_OSPEEDR15_Pos) /*!< 0x40000000 */
7823 #define GPIO_OSPEEDER_OSPEEDR15_1 (0x2U << GPIO_OSPEEDER_OSPEEDR15_Pos) /*!< 0x80000000 */
7824
7825 /****************** Bits definition for GPIO_PUPDR register *****************/
7826 #define GPIO_PUPDR_PUPDR0_Pos (0U)
7827 #define GPIO_PUPDR_PUPDR0_Msk (0x3U << GPIO_PUPDR_PUPDR0_Pos) /*!< 0x00000003 */
7828 #define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPDR0_Msk
7829 #define GPIO_PUPDR_PUPDR0_0 (0x1U << GPIO_PUPDR_PUPDR0_Pos) /*!< 0x00000001 */
7830 #define GPIO_PUPDR_PUPDR0_1 (0x2U << GPIO_PUPDR_PUPDR0_Pos) /*!< 0x00000002 */
7831
7832 #define GPIO_PUPDR_PUPDR1_Pos (2U)
7833 #define GPIO_PUPDR_PUPDR1_Msk (0x3U << GPIO_PUPDR_PUPDR1_Pos) /*!< 0x0000000C */
7834 #define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPDR1_Msk
7835 #define GPIO_PUPDR_PUPDR1_0 (0x1U << GPIO_PUPDR_PUPDR1_Pos) /*!< 0x00000004 */
7836 #define GPIO_PUPDR_PUPDR1_1 (0x2U << GPIO_PUPDR_PUPDR1_Pos) /*!< 0x00000008 */
7837
7838 #define GPIO_PUPDR_PUPDR2_Pos (4U)
7839 #define GPIO_PUPDR_PUPDR2_Msk (0x3U << GPIO_PUPDR_PUPDR2_Pos) /*!< 0x00000030 */
7840 #define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPDR2_Msk
7841 #define GPIO_PUPDR_PUPDR2_0 (0x1U << GPIO_PUPDR_PUPDR2_Pos) /*!< 0x00000010 */
7842 #define GPIO_PUPDR_PUPDR2_1 (0x2U << GPIO_PUPDR_PUPDR2_Pos) /*!< 0x00000020 */
7843
7844 #define GPIO_PUPDR_PUPDR3_Pos (6U)
7845 #define GPIO_PUPDR_PUPDR3_Msk (0x3U << GPIO_PUPDR_PUPDR3_Pos) /*!< 0x000000C0 */
7846 #define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPDR3_Msk
7847 #define GPIO_PUPDR_PUPDR3_0 (0x1U << GPIO_PUPDR_PUPDR3_Pos) /*!< 0x00000040 */
7848 #define GPIO_PUPDR_PUPDR3_1 (0x2U << GPIO_PUPDR_PUPDR3_Pos) /*!< 0x00000080 */
7849
7850 #define GPIO_PUPDR_PUPDR4_Pos (8U)
7851 #define GPIO_PUPDR_PUPDR4_Msk (0x3U << GPIO_PUPDR_PUPDR4_Pos) /*!< 0x00000300 */
7852 #define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPDR4_Msk
7853 #define GPIO_PUPDR_PUPDR4_0 (0x1U << GPIO_PUPDR_PUPDR4_Pos) /*!< 0x00000100 */
7854 #define GPIO_PUPDR_PUPDR4_1 (0x2U << GPIO_PUPDR_PUPDR4_Pos) /*!< 0x00000200 */
7855
7856 #define GPIO_PUPDR_PUPDR5_Pos (10U)
7857 #define GPIO_PUPDR_PUPDR5_Msk (0x3U << GPIO_PUPDR_PUPDR5_Pos) /*!< 0x00000C00 */
7858 #define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPDR5_Msk
7859 #define GPIO_PUPDR_PUPDR5_0 (0x1U << GPIO_PUPDR_PUPDR5_Pos) /*!< 0x00000400 */
7860 #define GPIO_PUPDR_PUPDR5_1 (0x2U << GPIO_PUPDR_PUPDR5_Pos) /*!< 0x00000800 */
7861
7862 #define GPIO_PUPDR_PUPDR6_Pos (12U)
7863 #define GPIO_PUPDR_PUPDR6_Msk (0x3U << GPIO_PUPDR_PUPDR6_Pos) /*!< 0x00003000 */
7864 #define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPDR6_Msk
7865 #define GPIO_PUPDR_PUPDR6_0 (0x1U << GPIO_PUPDR_PUPDR6_Pos) /*!< 0x00001000 */
7866 #define GPIO_PUPDR_PUPDR6_1 (0x2U << GPIO_PUPDR_PUPDR6_Pos) /*!< 0x00002000 */
7867
7868 #define GPIO_PUPDR_PUPDR7_Pos (14U)
7869 #define GPIO_PUPDR_PUPDR7_Msk (0x3U << GPIO_PUPDR_PUPDR7_Pos) /*!< 0x0000C000 */
7870 #define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPDR7_Msk
7871 #define GPIO_PUPDR_PUPDR7_0 (0x1U << GPIO_PUPDR_PUPDR7_Pos) /*!< 0x00004000 */
7872 #define GPIO_PUPDR_PUPDR7_1 (0x2U << GPIO_PUPDR_PUPDR7_Pos) /*!< 0x00008000 */
7873
7874 #define GPIO_PUPDR_PUPDR8_Pos (16U)
7875 #define GPIO_PUPDR_PUPDR8_Msk (0x3U << GPIO_PUPDR_PUPDR8_Pos) /*!< 0x00030000 */
7876 #define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPDR8_Msk
7877 #define GPIO_PUPDR_PUPDR8_0 (0x1U << GPIO_PUPDR_PUPDR8_Pos) /*!< 0x00010000 */
7878 #define GPIO_PUPDR_PUPDR8_1 (0x2U << GPIO_PUPDR_PUPDR8_Pos) /*!< 0x00020000 */
7879
7880 #define GPIO_PUPDR_PUPDR9_Pos (18U)
7881 #define GPIO_PUPDR_PUPDR9_Msk (0x3U << GPIO_PUPDR_PUPDR9_Pos) /*!< 0x000C0000 */
7882 #define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPDR9_Msk
7883 #define GPIO_PUPDR_PUPDR9_0 (0x1U << GPIO_PUPDR_PUPDR9_Pos) /*!< 0x00040000 */
7884 #define GPIO_PUPDR_PUPDR9_1 (0x2U << GPIO_PUPDR_PUPDR9_Pos) /*!< 0x00080000 */
7885
7886 #define GPIO_PUPDR_PUPDR10_Pos (20U)
7887 #define GPIO_PUPDR_PUPDR10_Msk (0x3U << GPIO_PUPDR_PUPDR10_Pos) /*!< 0x00300000 */
7888 #define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPDR10_Msk
7889 #define GPIO_PUPDR_PUPDR10_0 (0x1U << GPIO_PUPDR_PUPDR10_Pos) /*!< 0x00100000 */
7890 #define GPIO_PUPDR_PUPDR10_1 (0x2U << GPIO_PUPDR_PUPDR10_Pos) /*!< 0x00200000 */
7891
7892 #define GPIO_PUPDR_PUPDR11_Pos (22U)
7893 #define GPIO_PUPDR_PUPDR11_Msk (0x3U << GPIO_PUPDR_PUPDR11_Pos) /*!< 0x00C00000 */
7894 #define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPDR11_Msk
7895 #define GPIO_PUPDR_PUPDR11_0 (0x1U << GPIO_PUPDR_PUPDR11_Pos) /*!< 0x00400000 */
7896 #define GPIO_PUPDR_PUPDR11_1 (0x2U << GPIO_PUPDR_PUPDR11_Pos) /*!< 0x00800000 */
7897
7898 #define GPIO_PUPDR_PUPDR12_Pos (24U)
7899 #define GPIO_PUPDR_PUPDR12_Msk (0x3U << GPIO_PUPDR_PUPDR12_Pos) /*!< 0x03000000 */
7900 #define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPDR12_Msk
7901 #define GPIO_PUPDR_PUPDR12_0 (0x1U << GPIO_PUPDR_PUPDR12_Pos) /*!< 0x01000000 */
7902 #define GPIO_PUPDR_PUPDR12_1 (0x2U << GPIO_PUPDR_PUPDR12_Pos) /*!< 0x02000000 */
7903
7904 #define GPIO_PUPDR_PUPDR13_Pos (26U)
7905 #define GPIO_PUPDR_PUPDR13_Msk (0x3U << GPIO_PUPDR_PUPDR13_Pos) /*!< 0x0C000000 */
7906 #define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPDR13_Msk
7907 #define GPIO_PUPDR_PUPDR13_0 (0x1U << GPIO_PUPDR_PUPDR13_Pos) /*!< 0x04000000 */
7908 #define GPIO_PUPDR_PUPDR13_1 (0x2U << GPIO_PUPDR_PUPDR13_Pos) /*!< 0x08000000 */
7909
7910 #define GPIO_PUPDR_PUPDR14_Pos (28U)
7911 #define GPIO_PUPDR_PUPDR14_Msk (0x3U << GPIO_PUPDR_PUPDR14_Pos) /*!< 0x30000000 */
7912 #define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPDR14_Msk
7913 #define GPIO_PUPDR_PUPDR14_0 (0x1U << GPIO_PUPDR_PUPDR14_Pos) /*!< 0x10000000 */
7914 #define GPIO_PUPDR_PUPDR14_1 (0x2U << GPIO_PUPDR_PUPDR14_Pos) /*!< 0x20000000 */
7915
7916 #define GPIO_PUPDR_PUPDR15_Pos (30U)
7917 #define GPIO_PUPDR_PUPDR15_Msk (0x3U << GPIO_PUPDR_PUPDR15_Pos) /*!< 0xC0000000 */
7918 #define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPDR15_Msk
7919 #define GPIO_PUPDR_PUPDR15_0 (0x1U << GPIO_PUPDR_PUPDR15_Pos) /*!< 0x40000000 */
7920 #define GPIO_PUPDR_PUPDR15_1 (0x2U << GPIO_PUPDR_PUPDR15_Pos) /*!< 0x80000000 */
7921
7922 /****************** Bits definition for GPIO_IDR register *******************/
7923 #define GPIO_IDR_IDR_0 0x00000001U
7924 #define GPIO_IDR_IDR_1 0x00000002U
7925 #define GPIO_IDR_IDR_2 0x00000004U
7926 #define GPIO_IDR_IDR_3 0x00000008U
7927 #define GPIO_IDR_IDR_4 0x00000010U
7928 #define GPIO_IDR_IDR_5 0x00000020U
7929 #define GPIO_IDR_IDR_6 0x00000040U
7930 #define GPIO_IDR_IDR_7 0x00000080U
7931 #define GPIO_IDR_IDR_8 0x00000100U
7932 #define GPIO_IDR_IDR_9 0x00000200U
7933 #define GPIO_IDR_IDR_10 0x00000400U
7934 #define GPIO_IDR_IDR_11 0x00000800U
7935 #define GPIO_IDR_IDR_12 0x00001000U
7936 #define GPIO_IDR_IDR_13 0x00002000U
7937 #define GPIO_IDR_IDR_14 0x00004000U
7938 #define GPIO_IDR_IDR_15 0x00008000U
7939
7940 /****************** Bits definition for GPIO_ODR register *******************/
7941 #define GPIO_ODR_ODR_0 0x00000001U
7942 #define GPIO_ODR_ODR_1 0x00000002U
7943 #define GPIO_ODR_ODR_2 0x00000004U
7944 #define GPIO_ODR_ODR_3 0x00000008U
7945 #define GPIO_ODR_ODR_4 0x00000010U
7946 #define GPIO_ODR_ODR_5 0x00000020U
7947 #define GPIO_ODR_ODR_6 0x00000040U
7948 #define GPIO_ODR_ODR_7 0x00000080U
7949 #define GPIO_ODR_ODR_8 0x00000100U
7950 #define GPIO_ODR_ODR_9 0x00000200U
7951 #define GPIO_ODR_ODR_10 0x00000400U
7952 #define GPIO_ODR_ODR_11 0x00000800U
7953 #define GPIO_ODR_ODR_12 0x00001000U
7954 #define GPIO_ODR_ODR_13 0x00002000U
7955 #define GPIO_ODR_ODR_14 0x00004000U
7956 #define GPIO_ODR_ODR_15 0x00008000U
7957
7958 /****************** Bits definition for GPIO_BSRR register ******************/
7959 #define GPIO_BSRR_BS_0 0x00000001U
7960 #define GPIO_BSRR_BS_1 0x00000002U
7961 #define GPIO_BSRR_BS_2 0x00000004U
7962 #define GPIO_BSRR_BS_3 0x00000008U
7963 #define GPIO_BSRR_BS_4 0x00000010U
7964 #define GPIO_BSRR_BS_5 0x00000020U
7965 #define GPIO_BSRR_BS_6 0x00000040U
7966 #define GPIO_BSRR_BS_7 0x00000080U
7967 #define GPIO_BSRR_BS_8 0x00000100U
7968 #define GPIO_BSRR_BS_9 0x00000200U
7969 #define GPIO_BSRR_BS_10 0x00000400U
7970 #define GPIO_BSRR_BS_11 0x00000800U
7971 #define GPIO_BSRR_BS_12 0x00001000U
7972 #define GPIO_BSRR_BS_13 0x00002000U
7973 #define GPIO_BSRR_BS_14 0x00004000U
7974 #define GPIO_BSRR_BS_15 0x00008000U
7975 #define GPIO_BSRR_BR_0 0x00010000U
7976 #define GPIO_BSRR_BR_1 0x00020000U
7977 #define GPIO_BSRR_BR_2 0x00040000U
7978 #define GPIO_BSRR_BR_3 0x00080000U
7979 #define GPIO_BSRR_BR_4 0x00100000U
7980 #define GPIO_BSRR_BR_5 0x00200000U
7981 #define GPIO_BSRR_BR_6 0x00400000U
7982 #define GPIO_BSRR_BR_7 0x00800000U
7983 #define GPIO_BSRR_BR_8 0x01000000U
7984 #define GPIO_BSRR_BR_9 0x02000000U
7985 #define GPIO_BSRR_BR_10 0x04000000U
7986 #define GPIO_BSRR_BR_11 0x08000000U
7987 #define GPIO_BSRR_BR_12 0x10000000U
7988 #define GPIO_BSRR_BR_13 0x20000000U
7989 #define GPIO_BSRR_BR_14 0x40000000U
7990 #define GPIO_BSRR_BR_15 0x80000000U
7991 /****************** Bit definition for GPIO_LCKR register *********************/
7992 #define GPIO_LCKR_LCK0_Pos (0U)
7993 #define GPIO_LCKR_LCK0_Msk (0x1U << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */
7994 #define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
7995 #define GPIO_LCKR_LCK1_Pos (1U)
7996 #define GPIO_LCKR_LCK1_Msk (0x1U << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */
7997 #define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
7998 #define GPIO_LCKR_LCK2_Pos (2U)
7999 #define GPIO_LCKR_LCK2_Msk (0x1U << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */
8000 #define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
8001 #define GPIO_LCKR_LCK3_Pos (3U)
8002 #define GPIO_LCKR_LCK3_Msk (0x1U << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */
8003 #define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
8004 #define GPIO_LCKR_LCK4_Pos (4U)
8005 #define GPIO_LCKR_LCK4_Msk (0x1U << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */
8006 #define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
8007 #define GPIO_LCKR_LCK5_Pos (5U)
8008 #define GPIO_LCKR_LCK5_Msk (0x1U << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */
8009 #define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
8010 #define GPIO_LCKR_LCK6_Pos (6U)
8011 #define GPIO_LCKR_LCK6_Msk (0x1U << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */
8012 #define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
8013 #define GPIO_LCKR_LCK7_Pos (7U)
8014 #define GPIO_LCKR_LCK7_Msk (0x1U << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */
8015 #define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
8016 #define GPIO_LCKR_LCK8_Pos (8U)
8017 #define GPIO_LCKR_LCK8_Msk (0x1U << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */
8018 #define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
8019 #define GPIO_LCKR_LCK9_Pos (9U)
8020 #define GPIO_LCKR_LCK9_Msk (0x1U << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */
8021 #define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
8022 #define GPIO_LCKR_LCK10_Pos (10U)
8023 #define GPIO_LCKR_LCK10_Msk (0x1U << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */
8024 #define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
8025 #define GPIO_LCKR_LCK11_Pos (11U)
8026 #define GPIO_LCKR_LCK11_Msk (0x1U << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */
8027 #define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
8028 #define GPIO_LCKR_LCK12_Pos (12U)
8029 #define GPIO_LCKR_LCK12_Msk (0x1U << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */
8030 #define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
8031 #define GPIO_LCKR_LCK13_Pos (13U)
8032 #define GPIO_LCKR_LCK13_Msk (0x1U << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */
8033 #define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
8034 #define GPIO_LCKR_LCK14_Pos (14U)
8035 #define GPIO_LCKR_LCK14_Msk (0x1U << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */
8036 #define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
8037 #define GPIO_LCKR_LCK15_Pos (15U)
8038 #define GPIO_LCKR_LCK15_Msk (0x1U << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */
8039 #define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
8040 #define GPIO_LCKR_LCKK_Pos (16U)
8041 #define GPIO_LCKR_LCKK_Msk (0x1U << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */
8042 #define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
8043 /****************** Bit definition for GPIO_AFRL register *********************/
8044 #define GPIO_AFRL_AFSEL0_Pos (0U)
8045 #define GPIO_AFRL_AFSEL0_Msk (0xFU << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */
8046 #define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk
8047 #define GPIO_AFRL_AFSEL0_0 (0x1U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */
8048 #define GPIO_AFRL_AFSEL0_1 (0x2U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */
8049 #define GPIO_AFRL_AFSEL0_2 (0x4U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */
8050 #define GPIO_AFRL_AFSEL0_3 (0x8U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */
8051 #define GPIO_AFRL_AFSEL1_Pos (4U)
8052 #define GPIO_AFRL_AFSEL1_Msk (0xFU << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */
8053 #define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk
8054 #define GPIO_AFRL_AFSEL1_0 (0x1U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */
8055 #define GPIO_AFRL_AFSEL1_1 (0x2U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */
8056 #define GPIO_AFRL_AFSEL1_2 (0x4U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */
8057 #define GPIO_AFRL_AFSEL1_3 (0x8U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */
8058 #define GPIO_AFRL_AFSEL2_Pos (8U)
8059 #define GPIO_AFRL_AFSEL2_Msk (0xFU << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */
8060 #define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk
8061 #define GPIO_AFRL_AFSEL2_0 (0x1U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */
8062 #define GPIO_AFRL_AFSEL2_1 (0x2U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */
8063 #define GPIO_AFRL_AFSEL2_2 (0x4U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */
8064 #define GPIO_AFRL_AFSEL2_3 (0x8U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */
8065 #define GPIO_AFRL_AFSEL3_Pos (12U)
8066 #define GPIO_AFRL_AFSEL3_Msk (0xFU << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */
8067 #define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk
8068 #define GPIO_AFRL_AFSEL3_0 (0x1U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */
8069 #define GPIO_AFRL_AFSEL3_1 (0x2U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */
8070 #define GPIO_AFRL_AFSEL3_2 (0x4U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */
8071 #define GPIO_AFRL_AFSEL3_3 (0x8U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */
8072 #define GPIO_AFRL_AFSEL4_Pos (16U)
8073 #define GPIO_AFRL_AFSEL4_Msk (0xFU << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */
8074 #define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk
8075 #define GPIO_AFRL_AFSEL4_0 (0x1U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */
8076 #define GPIO_AFRL_AFSEL4_1 (0x2U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */
8077 #define GPIO_AFRL_AFSEL4_2 (0x4U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */
8078 #define GPIO_AFRL_AFSEL4_3 (0x8U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */
8079 #define GPIO_AFRL_AFSEL5_Pos (20U)
8080 #define GPIO_AFRL_AFSEL5_Msk (0xFU << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */
8081 #define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk
8082 #define GPIO_AFRL_AFSEL5_0 (0x1U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */
8083 #define GPIO_AFRL_AFSEL5_1 (0x2U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */
8084 #define GPIO_AFRL_AFSEL5_2 (0x4U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */
8085 #define GPIO_AFRL_AFSEL5_3 (0x8U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */
8086 #define GPIO_AFRL_AFSEL6_Pos (24U)
8087 #define GPIO_AFRL_AFSEL6_Msk (0xFU << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */
8088 #define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk
8089 #define GPIO_AFRL_AFSEL6_0 (0x1U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */
8090 #define GPIO_AFRL_AFSEL6_1 (0x2U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */
8091 #define GPIO_AFRL_AFSEL6_2 (0x4U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */
8092 #define GPIO_AFRL_AFSEL6_3 (0x8U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */
8093 #define GPIO_AFRL_AFSEL7_Pos (28U)
8094 #define GPIO_AFRL_AFSEL7_Msk (0xFU << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */
8095 #define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk
8096 #define GPIO_AFRL_AFSEL7_0 (0x1U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */
8097 #define GPIO_AFRL_AFSEL7_1 (0x2U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */
8098 #define GPIO_AFRL_AFSEL7_2 (0x4U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */
8099 #define GPIO_AFRL_AFSEL7_3 (0x8U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */
8100
8101 /* Legacy defines */
8102 #define GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0
8103 #define GPIO_AFRL_AFRL0_0 GPIO_AFRL_AFSEL0_0
8104 #define GPIO_AFRL_AFRL0_1 GPIO_AFRL_AFSEL0_1
8105 #define GPIO_AFRL_AFRL0_2 GPIO_AFRL_AFSEL0_2
8106 #define GPIO_AFRL_AFRL0_3 GPIO_AFRL_AFSEL0_3
8107 #define GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1
8108 #define GPIO_AFRL_AFRL1_0 GPIO_AFRL_AFSEL1_0
8109 #define GPIO_AFRL_AFRL1_1 GPIO_AFRL_AFSEL1_1
8110 #define GPIO_AFRL_AFRL1_2 GPIO_AFRL_AFSEL1_2
8111 #define GPIO_AFRL_AFRL1_3 GPIO_AFRL_AFSEL1_3
8112 #define GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2
8113 #define GPIO_AFRL_AFRL2_0 GPIO_AFRL_AFSEL2_0
8114 #define GPIO_AFRL_AFRL2_1 GPIO_AFRL_AFSEL2_1
8115 #define GPIO_AFRL_AFRL2_2 GPIO_AFRL_AFSEL2_2
8116 #define GPIO_AFRL_AFRL2_3 GPIO_AFRL_AFSEL2_3
8117 #define GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3
8118 #define GPIO_AFRL_AFRL3_0 GPIO_AFRL_AFSEL3_0
8119 #define GPIO_AFRL_AFRL3_1 GPIO_AFRL_AFSEL3_1
8120 #define GPIO_AFRL_AFRL3_2 GPIO_AFRL_AFSEL3_2
8121 #define GPIO_AFRL_AFRL3_3 GPIO_AFRL_AFSEL3_3
8122 #define GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4
8123 #define GPIO_AFRL_AFRL4_0 GPIO_AFRL_AFSEL4_0
8124 #define GPIO_AFRL_AFRL4_1 GPIO_AFRL_AFSEL4_1
8125 #define GPIO_AFRL_AFRL4_2 GPIO_AFRL_AFSEL4_2
8126 #define GPIO_AFRL_AFRL4_3 GPIO_AFRL_AFSEL4_3
8127 #define GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5
8128 #define GPIO_AFRL_AFRL5_0 GPIO_AFRL_AFSEL5_0
8129 #define GPIO_AFRL_AFRL5_1 GPIO_AFRL_AFSEL5_1
8130 #define GPIO_AFRL_AFRL5_2 GPIO_AFRL_AFSEL5_2
8131 #define GPIO_AFRL_AFRL5_3 GPIO_AFRL_AFSEL5_3
8132 #define GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6
8133 #define GPIO_AFRL_AFRL6_0 GPIO_AFRL_AFSEL6_0
8134 #define GPIO_AFRL_AFRL6_1 GPIO_AFRL_AFSEL6_1
8135 #define GPIO_AFRL_AFRL6_2 GPIO_AFRL_AFSEL6_2
8136 #define GPIO_AFRL_AFRL6_3 GPIO_AFRL_AFSEL6_3
8137 #define GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7
8138 #define GPIO_AFRL_AFRL7_0 GPIO_AFRL_AFSEL7_0
8139 #define GPIO_AFRL_AFRL7_1 GPIO_AFRL_AFSEL7_1
8140 #define GPIO_AFRL_AFRL7_2 GPIO_AFRL_AFSEL7_2
8141 #define GPIO_AFRL_AFRL7_3 GPIO_AFRL_AFSEL7_3
8142
8143 /****************** Bit definition for GPIO_AFRH register *********************/
8144 #define GPIO_AFRH_AFSEL8_Pos (0U)
8145 #define GPIO_AFRH_AFSEL8_Msk (0xFU << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */
8146 #define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk
8147 #define GPIO_AFRH_AFSEL8_0 (0x1U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */
8148 #define GPIO_AFRH_AFSEL8_1 (0x2U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */
8149 #define GPIO_AFRH_AFSEL8_2 (0x4U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */
8150 #define GPIO_AFRH_AFSEL8_3 (0x8U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */
8151 #define GPIO_AFRH_AFSEL9_Pos (4U)
8152 #define GPIO_AFRH_AFSEL9_Msk (0xFU << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */
8153 #define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk
8154 #define GPIO_AFRH_AFSEL9_0 (0x1U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */
8155 #define GPIO_AFRH_AFSEL9_1 (0x2U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */
8156 #define GPIO_AFRH_AFSEL9_2 (0x4U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */
8157 #define GPIO_AFRH_AFSEL9_3 (0x8U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */
8158 #define GPIO_AFRH_AFSEL10_Pos (8U)
8159 #define GPIO_AFRH_AFSEL10_Msk (0xFU << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */
8160 #define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk
8161 #define GPIO_AFRH_AFSEL10_0 (0x1U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */
8162 #define GPIO_AFRH_AFSEL10_1 (0x2U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */
8163 #define GPIO_AFRH_AFSEL10_2 (0x4U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */
8164 #define GPIO_AFRH_AFSEL10_3 (0x8U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */
8165 #define GPIO_AFRH_AFSEL11_Pos (12U)
8166 #define GPIO_AFRH_AFSEL11_Msk (0xFU << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */
8167 #define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk
8168 #define GPIO_AFRH_AFSEL11_0 (0x1U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */
8169 #define GPIO_AFRH_AFSEL11_1 (0x2U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */
8170 #define GPIO_AFRH_AFSEL11_2 (0x4U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */
8171 #define GPIO_AFRH_AFSEL11_3 (0x8U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */
8172 #define GPIO_AFRH_AFSEL12_Pos (16U)
8173 #define GPIO_AFRH_AFSEL12_Msk (0xFU << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */
8174 #define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk
8175 #define GPIO_AFRH_AFSEL12_0 (0x1U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */
8176 #define GPIO_AFRH_AFSEL12_1 (0x2U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */
8177 #define GPIO_AFRH_AFSEL12_2 (0x4U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */
8178 #define GPIO_AFRH_AFSEL12_3 (0x8U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */
8179 #define GPIO_AFRH_AFSEL13_Pos (20U)
8180 #define GPIO_AFRH_AFSEL13_Msk (0xFU << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */
8181 #define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk
8182 #define GPIO_AFRH_AFSEL13_0 (0x1U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */
8183 #define GPIO_AFRH_AFSEL13_1 (0x2U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */
8184 #define GPIO_AFRH_AFSEL13_2 (0x4U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */
8185 #define GPIO_AFRH_AFSEL13_3 (0x8U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */
8186 #define GPIO_AFRH_AFSEL14_Pos (24U)
8187 #define GPIO_AFRH_AFSEL14_Msk (0xFU << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */
8188 #define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk
8189 #define GPIO_AFRH_AFSEL14_0 (0x1U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */
8190 #define GPIO_AFRH_AFSEL14_1 (0x2U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */
8191 #define GPIO_AFRH_AFSEL14_2 (0x4U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */
8192 #define GPIO_AFRH_AFSEL14_3 (0x8U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */
8193 #define GPIO_AFRH_AFSEL15_Pos (28U)
8194 #define GPIO_AFRH_AFSEL15_Msk (0xFU << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */
8195 #define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk
8196 #define GPIO_AFRH_AFSEL15_0 (0x1U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */
8197 #define GPIO_AFRH_AFSEL15_1 (0x2U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */
8198 #define GPIO_AFRH_AFSEL15_2 (0x4U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */
8199 #define GPIO_AFRH_AFSEL15_3 (0x8U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */
8200
8201 /* Legacy defines */
8202 #define GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8
8203 #define GPIO_AFRH_AFRH0_0 GPIO_AFRH_AFSEL8_0
8204 #define GPIO_AFRH_AFRH0_1 GPIO_AFRH_AFSEL8_1
8205 #define GPIO_AFRH_AFRH0_2 GPIO_AFRH_AFSEL8_2
8206 #define GPIO_AFRH_AFRH0_3 GPIO_AFRH_AFSEL8_3
8207 #define GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9
8208 #define GPIO_AFRH_AFRH1_0 GPIO_AFRH_AFSEL9_0
8209 #define GPIO_AFRH_AFRH1_1 GPIO_AFRH_AFSEL9_1
8210 #define GPIO_AFRH_AFRH1_2 GPIO_AFRH_AFSEL9_2
8211 #define GPIO_AFRH_AFRH1_3 GPIO_AFRH_AFSEL9_3
8212 #define GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10
8213 #define GPIO_AFRH_AFRH2_0 GPIO_AFRH_AFSEL10_0
8214 #define GPIO_AFRH_AFRH2_1 GPIO_AFRH_AFSEL10_1
8215 #define GPIO_AFRH_AFRH2_2 GPIO_AFRH_AFSEL10_2
8216 #define GPIO_AFRH_AFRH2_3 GPIO_AFRH_AFSEL10_3
8217 #define GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11
8218 #define GPIO_AFRH_AFRH3_0 GPIO_AFRH_AFSEL11_0
8219 #define GPIO_AFRH_AFRH3_1 GPIO_AFRH_AFSEL11_1
8220 #define GPIO_AFRH_AFRH3_2 GPIO_AFRH_AFSEL11_2
8221 #define GPIO_AFRH_AFRH3_3 GPIO_AFRH_AFSEL11_3
8222 #define GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12
8223 #define GPIO_AFRH_AFRH4_0 GPIO_AFRH_AFSEL12_0
8224 #define GPIO_AFRH_AFRH4_1 GPIO_AFRH_AFSEL12_1
8225 #define GPIO_AFRH_AFRH4_2 GPIO_AFRH_AFSEL12_2
8226 #define GPIO_AFRH_AFRH4_3 GPIO_AFRH_AFSEL12_3
8227 #define GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13
8228 #define GPIO_AFRH_AFRH5_0 GPIO_AFRH_AFSEL13_0
8229 #define GPIO_AFRH_AFRH5_1 GPIO_AFRH_AFSEL13_1
8230 #define GPIO_AFRH_AFRH5_2 GPIO_AFRH_AFSEL13_2
8231 #define GPIO_AFRH_AFRH5_3 GPIO_AFRH_AFSEL13_3
8232 #define GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14
8233 #define GPIO_AFRH_AFRH6_0 GPIO_AFRH_AFSEL14_0
8234 #define GPIO_AFRH_AFRH6_1 GPIO_AFRH_AFSEL14_1
8235 #define GPIO_AFRH_AFRH6_2 GPIO_AFRH_AFSEL14_2
8236 #define GPIO_AFRH_AFRH6_3 GPIO_AFRH_AFSEL14_3
8237 #define GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15
8238 #define GPIO_AFRH_AFRH7_0 GPIO_AFRH_AFSEL15_0
8239 #define GPIO_AFRH_AFRH7_1 GPIO_AFRH_AFSEL15_1
8240 #define GPIO_AFRH_AFRH7_2 GPIO_AFRH_AFSEL15_2
8241 #define GPIO_AFRH_AFRH7_3 GPIO_AFRH_AFSEL15_3
8242
8243 /****************** Bits definition for GPIO_BRR register ******************/
8244 #define GPIO_BRR_BR0_Pos (0U)
8245 #define GPIO_BRR_BR0_Msk (0x1U << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */
8246 #define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk
8247 #define GPIO_BRR_BR1_Pos (1U)
8248 #define GPIO_BRR_BR1_Msk (0x1U << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */
8249 #define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk
8250 #define GPIO_BRR_BR2_Pos (2U)
8251 #define GPIO_BRR_BR2_Msk (0x1U << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */
8252 #define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk
8253 #define GPIO_BRR_BR3_Pos (3U)
8254 #define GPIO_BRR_BR3_Msk (0x1U << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */
8255 #define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk
8256 #define GPIO_BRR_BR4_Pos (4U)
8257 #define GPIO_BRR_BR4_Msk (0x1U << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */
8258 #define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk
8259 #define GPIO_BRR_BR5_Pos (5U)
8260 #define GPIO_BRR_BR5_Msk (0x1U << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */
8261 #define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk
8262 #define GPIO_BRR_BR6_Pos (6U)
8263 #define GPIO_BRR_BR6_Msk (0x1U << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */
8264 #define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk
8265 #define GPIO_BRR_BR7_Pos (7U)
8266 #define GPIO_BRR_BR7_Msk (0x1U << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */
8267 #define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk
8268 #define GPIO_BRR_BR8_Pos (8U)
8269 #define GPIO_BRR_BR8_Msk (0x1U << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */
8270 #define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk
8271 #define GPIO_BRR_BR9_Pos (9U)
8272 #define GPIO_BRR_BR9_Msk (0x1U << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */
8273 #define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk
8274 #define GPIO_BRR_BR10_Pos (10U)
8275 #define GPIO_BRR_BR10_Msk (0x1U << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */
8276 #define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk
8277 #define GPIO_BRR_BR11_Pos (11U)
8278 #define GPIO_BRR_BR11_Msk (0x1U << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */
8279 #define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk
8280 #define GPIO_BRR_BR12_Pos (12U)
8281 #define GPIO_BRR_BR12_Msk (0x1U << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */
8282 #define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk
8283 #define GPIO_BRR_BR13_Pos (13U)
8284 #define GPIO_BRR_BR13_Msk (0x1U << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */
8285 #define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk
8286 #define GPIO_BRR_BR14_Pos (14U)
8287 #define GPIO_BRR_BR14_Msk (0x1U << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */
8288 #define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk
8289 #define GPIO_BRR_BR15_Pos (15U)
8290 #define GPIO_BRR_BR15_Msk (0x1U << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */
8291 #define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk
8292
8293
8294 /******************************************************************************/
8295 /* */
8296 /* Inter-integrated Circuit Interface */
8297 /* */
8298 /******************************************************************************/
8299 /******************* Bit definition for I2C_CR1 register ********************/
8300 #define I2C_CR1_PE_Pos (0U)
8301 #define I2C_CR1_PE_Msk (0x1U << I2C_CR1_PE_Pos) /*!< 0x00000001 */
8302 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!<Peripheral Enable */
8303 #define I2C_CR1_SMBUS_Pos (1U)
8304 #define I2C_CR1_SMBUS_Msk (0x1U << I2C_CR1_SMBUS_Pos) /*!< 0x00000002 */
8305 #define I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk /*!<SMBus Mode */
8306 #define I2C_CR1_SMBTYPE_Pos (3U)
8307 #define I2C_CR1_SMBTYPE_Msk (0x1U << I2C_CR1_SMBTYPE_Pos) /*!< 0x00000008 */
8308 #define I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk /*!<SMBus Type */
8309 #define I2C_CR1_ENARP_Pos (4U)
8310 #define I2C_CR1_ENARP_Msk (0x1U << I2C_CR1_ENARP_Pos) /*!< 0x00000010 */
8311 #define I2C_CR1_ENARP I2C_CR1_ENARP_Msk /*!<ARP Enable */
8312 #define I2C_CR1_ENPEC_Pos (5U)
8313 #define I2C_CR1_ENPEC_Msk (0x1U << I2C_CR1_ENPEC_Pos) /*!< 0x00000020 */
8314 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!<PEC Enable */
8315 #define I2C_CR1_ENGC_Pos (6U)
8316 #define I2C_CR1_ENGC_Msk (0x1U << I2C_CR1_ENGC_Pos) /*!< 0x00000040 */
8317 #define I2C_CR1_ENGC I2C_CR1_ENGC_Msk /*!<General Call Enable */
8318 #define I2C_CR1_NOSTRETCH_Pos (7U)
8319 #define I2C_CR1_NOSTRETCH_Msk (0x1U << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00000080 */
8320 #define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!<Clock Stretching Disable (Slave mode) */
8321 #define I2C_CR1_START_Pos (8U)
8322 #define I2C_CR1_START_Msk (0x1U << I2C_CR1_START_Pos) /*!< 0x00000100 */
8323 #define I2C_CR1_START I2C_CR1_START_Msk /*!<Start Generation */
8324 #define I2C_CR1_STOP_Pos (9U)
8325 #define I2C_CR1_STOP_Msk (0x1U << I2C_CR1_STOP_Pos) /*!< 0x00000200 */
8326 #define I2C_CR1_STOP I2C_CR1_STOP_Msk /*!<Stop Generation */
8327 #define I2C_CR1_ACK_Pos (10U)
8328 #define I2C_CR1_ACK_Msk (0x1U << I2C_CR1_ACK_Pos) /*!< 0x00000400 */
8329 #define I2C_CR1_ACK I2C_CR1_ACK_Msk /*!<Acknowledge Enable */
8330 #define I2C_CR1_POS_Pos (11U)
8331 #define I2C_CR1_POS_Msk (0x1U << I2C_CR1_POS_Pos) /*!< 0x00000800 */
8332 #define I2C_CR1_POS I2C_CR1_POS_Msk /*!<Acknowledge/PEC Position (for data reception) */
8333 #define I2C_CR1_PEC_Pos (12U)
8334 #define I2C_CR1_PEC_Msk (0x1U << I2C_CR1_PEC_Pos) /*!< 0x00001000 */
8335 #define I2C_CR1_PEC I2C_CR1_PEC_Msk /*!<Packet Error Checking */
8336 #define I2C_CR1_ALERT_Pos (13U)
8337 #define I2C_CR1_ALERT_Msk (0x1U << I2C_CR1_ALERT_Pos) /*!< 0x00002000 */
8338 #define I2C_CR1_ALERT I2C_CR1_ALERT_Msk /*!<SMBus Alert */
8339 #define I2C_CR1_SWRST_Pos (15U)
8340 #define I2C_CR1_SWRST_Msk (0x1U << I2C_CR1_SWRST_Pos) /*!< 0x00008000 */
8341 #define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!<Software Reset */
8342
8343 /******************* Bit definition for I2C_CR2 register ********************/
8344 #define I2C_CR2_FREQ_Pos (0U)
8345 #define I2C_CR2_FREQ_Msk (0x3FU << I2C_CR2_FREQ_Pos) /*!< 0x0000003F */
8346 #define I2C_CR2_FREQ I2C_CR2_FREQ_Msk /*!<FREQ[5:0] bits (Peripheral Clock Frequency) */
8347 #define I2C_CR2_FREQ_0 (0x01U << I2C_CR2_FREQ_Pos) /*!< 0x00000001 */
8348 #define I2C_CR2_FREQ_1 (0x02U << I2C_CR2_FREQ_Pos) /*!< 0x00000002 */
8349 #define I2C_CR2_FREQ_2 (0x04U << I2C_CR2_FREQ_Pos) /*!< 0x00000004 */
8350 #define I2C_CR2_FREQ_3 (0x08U << I2C_CR2_FREQ_Pos) /*!< 0x00000008 */
8351 #define I2C_CR2_FREQ_4 (0x10U << I2C_CR2_FREQ_Pos) /*!< 0x00000010 */
8352 #define I2C_CR2_FREQ_5 (0x20U << I2C_CR2_FREQ_Pos) /*!< 0x00000020 */
8353
8354 #define I2C_CR2_ITERREN_Pos (8U)
8355 #define I2C_CR2_ITERREN_Msk (0x1U << I2C_CR2_ITERREN_Pos) /*!< 0x00000100 */
8356 #define I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk /*!<Error Interrupt Enable */
8357 #define I2C_CR2_ITEVTEN_Pos (9U)
8358 #define I2C_CR2_ITEVTEN_Msk (0x1U << I2C_CR2_ITEVTEN_Pos) /*!< 0x00000200 */
8359 #define I2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk /*!<Event Interrupt Enable */
8360 #define I2C_CR2_ITBUFEN_Pos (10U)
8361 #define I2C_CR2_ITBUFEN_Msk (0x1U << I2C_CR2_ITBUFEN_Pos) /*!< 0x00000400 */
8362 #define I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk /*!<Buffer Interrupt Enable */
8363 #define I2C_CR2_DMAEN_Pos (11U)
8364 #define I2C_CR2_DMAEN_Msk (0x1U << I2C_CR2_DMAEN_Pos) /*!< 0x00000800 */
8365 #define I2C_CR2_DMAEN I2C_CR2_DMAEN_Msk /*!<DMA Requests Enable */
8366 #define I2C_CR2_LAST_Pos (12U)
8367 #define I2C_CR2_LAST_Msk (0x1U << I2C_CR2_LAST_Pos) /*!< 0x00001000 */
8368 #define I2C_CR2_LAST I2C_CR2_LAST_Msk /*!<DMA Last Transfer */
8369
8370 /******************* Bit definition for I2C_OAR1 register *******************/
8371 #define I2C_OAR1_ADD1_7 0x000000FEU /*!<Interface Address */
8372 #define I2C_OAR1_ADD8_9 0x00000300U /*!<Interface Address */
8373
8374 #define I2C_OAR1_ADD0_Pos (0U)
8375 #define I2C_OAR1_ADD0_Msk (0x1U << I2C_OAR1_ADD0_Pos) /*!< 0x00000001 */
8376 #define I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk /*!<Bit 0 */
8377 #define I2C_OAR1_ADD1_Pos (1U)
8378 #define I2C_OAR1_ADD1_Msk (0x1U << I2C_OAR1_ADD1_Pos) /*!< 0x00000002 */
8379 #define I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk /*!<Bit 1 */
8380 #define I2C_OAR1_ADD2_Pos (2U)
8381 #define I2C_OAR1_ADD2_Msk (0x1U << I2C_OAR1_ADD2_Pos) /*!< 0x00000004 */
8382 #define I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk /*!<Bit 2 */
8383 #define I2C_OAR1_ADD3_Pos (3U)
8384 #define I2C_OAR1_ADD3_Msk (0x1U << I2C_OAR1_ADD3_Pos) /*!< 0x00000008 */
8385 #define I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk /*!<Bit 3 */
8386 #define I2C_OAR1_ADD4_Pos (4U)
8387 #define I2C_OAR1_ADD4_Msk (0x1U << I2C_OAR1_ADD4_Pos) /*!< 0x00000010 */
8388 #define I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk /*!<Bit 4 */
8389 #define I2C_OAR1_ADD5_Pos (5U)
8390 #define I2C_OAR1_ADD5_Msk (0x1U << I2C_OAR1_ADD5_Pos) /*!< 0x00000020 */
8391 #define I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk /*!<Bit 5 */
8392 #define I2C_OAR1_ADD6_Pos (6U)
8393 #define I2C_OAR1_ADD6_Msk (0x1U << I2C_OAR1_ADD6_Pos) /*!< 0x00000040 */
8394 #define I2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk /*!<Bit 6 */
8395 #define I2C_OAR1_ADD7_Pos (7U)
8396 #define I2C_OAR1_ADD7_Msk (0x1U << I2C_OAR1_ADD7_Pos) /*!< 0x00000080 */
8397 #define I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk /*!<Bit 7 */
8398 #define I2C_OAR1_ADD8_Pos (8U)
8399 #define I2C_OAR1_ADD8_Msk (0x1U << I2C_OAR1_ADD8_Pos) /*!< 0x00000100 */
8400 #define I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk /*!<Bit 8 */
8401 #define I2C_OAR1_ADD9_Pos (9U)
8402 #define I2C_OAR1_ADD9_Msk (0x1U << I2C_OAR1_ADD9_Pos) /*!< 0x00000200 */
8403 #define I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk /*!<Bit 9 */
8404
8405 #define I2C_OAR1_ADDMODE_Pos (15U)
8406 #define I2C_OAR1_ADDMODE_Msk (0x1U << I2C_OAR1_ADDMODE_Pos) /*!< 0x00008000 */
8407 #define I2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk /*!<Addressing Mode (Slave mode) */
8408
8409 /******************* Bit definition for I2C_OAR2 register *******************/
8410 #define I2C_OAR2_ENDUAL_Pos (0U)
8411 #define I2C_OAR2_ENDUAL_Msk (0x1U << I2C_OAR2_ENDUAL_Pos) /*!< 0x00000001 */
8412 #define I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk /*!<Dual addressing mode enable */
8413 #define I2C_OAR2_ADD2_Pos (1U)
8414 #define I2C_OAR2_ADD2_Msk (0x7FU << I2C_OAR2_ADD2_Pos) /*!< 0x000000FE */
8415 #define I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk /*!<Interface address */
8416
8417 /******************** Bit definition for I2C_DR register ********************/
8418 #define I2C_DR_DR_Pos (0U)
8419 #define I2C_DR_DR_Msk (0xFFU << I2C_DR_DR_Pos) /*!< 0x000000FF */
8420 #define I2C_DR_DR I2C_DR_DR_Msk /*!<8-bit Data Register */
8421
8422 /******************* Bit definition for I2C_SR1 register ********************/
8423 #define I2C_SR1_SB_Pos (0U)
8424 #define I2C_SR1_SB_Msk (0x1U << I2C_SR1_SB_Pos) /*!< 0x00000001 */
8425 #define I2C_SR1_SB I2C_SR1_SB_Msk /*!<Start Bit (Master mode) */
8426 #define I2C_SR1_ADDR_Pos (1U)
8427 #define I2C_SR1_ADDR_Msk (0x1U << I2C_SR1_ADDR_Pos) /*!< 0x00000002 */
8428 #define I2C_SR1_ADDR I2C_SR1_ADDR_Msk /*!<Address sent (master mode)/matched (slave mode) */
8429 #define I2C_SR1_BTF_Pos (2U)
8430 #define I2C_SR1_BTF_Msk (0x1U << I2C_SR1_BTF_Pos) /*!< 0x00000004 */
8431 #define I2C_SR1_BTF I2C_SR1_BTF_Msk /*!<Byte Transfer Finished */
8432 #define I2C_SR1_ADD10_Pos (3U)
8433 #define I2C_SR1_ADD10_Msk (0x1U << I2C_SR1_ADD10_Pos) /*!< 0x00000008 */
8434 #define I2C_SR1_ADD10 I2C_SR1_ADD10_Msk /*!<10-bit header sent (Master mode) */
8435 #define I2C_SR1_STOPF_Pos (4U)
8436 #define I2C_SR1_STOPF_Msk (0x1U << I2C_SR1_STOPF_Pos) /*!< 0x00000010 */
8437 #define I2C_SR1_STOPF I2C_SR1_STOPF_Msk /*!<Stop detection (Slave mode) */
8438 #define I2C_SR1_RXNE_Pos (6U)
8439 #define I2C_SR1_RXNE_Msk (0x1U << I2C_SR1_RXNE_Pos) /*!< 0x00000040 */
8440 #define I2C_SR1_RXNE I2C_SR1_RXNE_Msk /*!<Data Register not Empty (receivers) */
8441 #define I2C_SR1_TXE_Pos (7U)
8442 #define I2C_SR1_TXE_Msk (0x1U << I2C_SR1_TXE_Pos) /*!< 0x00000080 */
8443 #define I2C_SR1_TXE I2C_SR1_TXE_Msk /*!<Data Register Empty (transmitters) */
8444 #define I2C_SR1_BERR_Pos (8U)
8445 #define I2C_SR1_BERR_Msk (0x1U << I2C_SR1_BERR_Pos) /*!< 0x00000100 */
8446 #define I2C_SR1_BERR I2C_SR1_BERR_Msk /*!<Bus Error */
8447 #define I2C_SR1_ARLO_Pos (9U)
8448 #define I2C_SR1_ARLO_Msk (0x1U << I2C_SR1_ARLO_Pos) /*!< 0x00000200 */
8449 #define I2C_SR1_ARLO I2C_SR1_ARLO_Msk /*!<Arbitration Lost (master mode) */
8450 #define I2C_SR1_AF_Pos (10U)
8451 #define I2C_SR1_AF_Msk (0x1U << I2C_SR1_AF_Pos) /*!< 0x00000400 */
8452 #define I2C_SR1_AF I2C_SR1_AF_Msk /*!<Acknowledge Failure */
8453 #define I2C_SR1_OVR_Pos (11U)
8454 #define I2C_SR1_OVR_Msk (0x1U << I2C_SR1_OVR_Pos) /*!< 0x00000800 */
8455 #define I2C_SR1_OVR I2C_SR1_OVR_Msk /*!<Overrun/Underrun */
8456 #define I2C_SR1_PECERR_Pos (12U)
8457 #define I2C_SR1_PECERR_Msk (0x1U << I2C_SR1_PECERR_Pos) /*!< 0x00001000 */
8458 #define I2C_SR1_PECERR I2C_SR1_PECERR_Msk /*!<PEC Error in reception */
8459 #define I2C_SR1_TIMEOUT_Pos (14U)
8460 #define I2C_SR1_TIMEOUT_Msk (0x1U << I2C_SR1_TIMEOUT_Pos) /*!< 0x00004000 */
8461 #define I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk /*!<Timeout or Tlow Error */
8462 #define I2C_SR1_SMBALERT_Pos (15U)
8463 #define I2C_SR1_SMBALERT_Msk (0x1U << I2C_SR1_SMBALERT_Pos) /*!< 0x00008000 */
8464 #define I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk /*!<SMBus Alert */
8465
8466 /******************* Bit definition for I2C_SR2 register ********************/
8467 #define I2C_SR2_MSL_Pos (0U)
8468 #define I2C_SR2_MSL_Msk (0x1U << I2C_SR2_MSL_Pos) /*!< 0x00000001 */
8469 #define I2C_SR2_MSL I2C_SR2_MSL_Msk /*!<Master/Slave */
8470 #define I2C_SR2_BUSY_Pos (1U)
8471 #define I2C_SR2_BUSY_Msk (0x1U << I2C_SR2_BUSY_Pos) /*!< 0x00000002 */
8472 #define I2C_SR2_BUSY I2C_SR2_BUSY_Msk /*!<Bus Busy */
8473 #define I2C_SR2_TRA_Pos (2U)
8474 #define I2C_SR2_TRA_Msk (0x1U << I2C_SR2_TRA_Pos) /*!< 0x00000004 */
8475 #define I2C_SR2_TRA I2C_SR2_TRA_Msk /*!<Transmitter/Receiver */
8476 #define I2C_SR2_GENCALL_Pos (4U)
8477 #define I2C_SR2_GENCALL_Msk (0x1U << I2C_SR2_GENCALL_Pos) /*!< 0x00000010 */
8478 #define I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk /*!<General Call Address (Slave mode) */
8479 #define I2C_SR2_SMBDEFAULT_Pos (5U)
8480 #define I2C_SR2_SMBDEFAULT_Msk (0x1U << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
8481 #define I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk /*!<SMBus Device Default Address (Slave mode) */
8482 #define I2C_SR2_SMBHOST_Pos (6U)
8483 #define I2C_SR2_SMBHOST_Msk (0x1U << I2C_SR2_SMBHOST_Pos) /*!< 0x00000040 */
8484 #define I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk /*!<SMBus Host Header (Slave mode) */
8485 #define I2C_SR2_DUALF_Pos (7U)
8486 #define I2C_SR2_DUALF_Msk (0x1U << I2C_SR2_DUALF_Pos) /*!< 0x00000080 */
8487 #define I2C_SR2_DUALF I2C_SR2_DUALF_Msk /*!<Dual Flag (Slave mode) */
8488 #define I2C_SR2_PEC_Pos (8U)
8489 #define I2C_SR2_PEC_Msk (0xFFU << I2C_SR2_PEC_Pos) /*!< 0x0000FF00 */
8490 #define I2C_SR2_PEC I2C_SR2_PEC_Msk /*!<Packet Error Checking Register */
8491
8492 /******************* Bit definition for I2C_CCR register ********************/
8493 #define I2C_CCR_CCR_Pos (0U)
8494 #define I2C_CCR_CCR_Msk (0xFFFU << I2C_CCR_CCR_Pos) /*!< 0x00000FFF */
8495 #define I2C_CCR_CCR I2C_CCR_CCR_Msk /*!<Clock Control Register in Fast/Standard mode (Master mode) */
8496 #define I2C_CCR_DUTY_Pos (14U)
8497 #define I2C_CCR_DUTY_Msk (0x1U << I2C_CCR_DUTY_Pos) /*!< 0x00004000 */
8498 #define I2C_CCR_DUTY I2C_CCR_DUTY_Msk /*!<Fast Mode Duty Cycle */
8499 #define I2C_CCR_FS_Pos (15U)
8500 #define I2C_CCR_FS_Msk (0x1U << I2C_CCR_FS_Pos) /*!< 0x00008000 */
8501 #define I2C_CCR_FS I2C_CCR_FS_Msk /*!<I2C Master Mode Selection */
8502
8503 /****************** Bit definition for I2C_TRISE register *******************/
8504 #define I2C_TRISE_TRISE_Pos (0U)
8505 #define I2C_TRISE_TRISE_Msk (0x3FU << I2C_TRISE_TRISE_Pos) /*!< 0x0000003F */
8506 #define I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */
8507
8508 /****************** Bit definition for I2C_FLTR register *******************/
8509 #define I2C_FLTR_DNF_Pos (0U)
8510 #define I2C_FLTR_DNF_Msk (0xFU << I2C_FLTR_DNF_Pos) /*!< 0x0000000F */
8511 #define I2C_FLTR_DNF I2C_FLTR_DNF_Msk /*!<Digital Noise Filter */
8512 #define I2C_FLTR_ANOFF_Pos (4U)
8513 #define I2C_FLTR_ANOFF_Msk (0x1U << I2C_FLTR_ANOFF_Pos) /*!< 0x00000010 */
8514 #define I2C_FLTR_ANOFF I2C_FLTR_ANOFF_Msk /*!<Analog Noise Filter OFF */
8515
8516 /******************************************************************************/
8517 /* */
8518 /* Fast Mode Plus Inter-integrated Circuit Interface (I2C) */
8519 /* */
8520 /******************************************************************************/
8521 /******************* Bit definition for I2C_CR1 register *******************/
8522 #define FMPI2C_CR1_PE_Pos (0U)
8523 #define FMPI2C_CR1_PE_Msk (0x1U << FMPI2C_CR1_PE_Pos) /*!< 0x00000001 */
8524 #define FMPI2C_CR1_PE FMPI2C_CR1_PE_Msk /*!< Peripheral enable */
8525 #define FMPI2C_CR1_TXIE_Pos (1U)
8526 #define FMPI2C_CR1_TXIE_Msk (0x1U << FMPI2C_CR1_TXIE_Pos) /*!< 0x00000002 */
8527 #define FMPI2C_CR1_TXIE FMPI2C_CR1_TXIE_Msk /*!< TX interrupt enable */
8528 #define FMPI2C_CR1_RXIE_Pos (2U)
8529 #define FMPI2C_CR1_RXIE_Msk (0x1U << FMPI2C_CR1_RXIE_Pos) /*!< 0x00000004 */
8530 #define FMPI2C_CR1_RXIE FMPI2C_CR1_RXIE_Msk /*!< RX interrupt enable */
8531 #define FMPI2C_CR1_ADDRIE_Pos (3U)
8532 #define FMPI2C_CR1_ADDRIE_Msk (0x1U << FMPI2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */
8533 #define FMPI2C_CR1_ADDRIE FMPI2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */
8534 #define FMPI2C_CR1_NACKIE_Pos (4U)
8535 #define FMPI2C_CR1_NACKIE_Msk (0x1U << FMPI2C_CR1_NACKIE_Pos) /*!< 0x00000010 */
8536 #define FMPI2C_CR1_NACKIE FMPI2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */
8537 #define FMPI2C_CR1_STOPIE_Pos (5U)
8538 #define FMPI2C_CR1_STOPIE_Msk (0x1U << FMPI2C_CR1_STOPIE_Pos) /*!< 0x00000020 */
8539 #define FMPI2C_CR1_STOPIE FMPI2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */
8540 #define FMPI2C_CR1_TCIE_Pos (6U)
8541 #define FMPI2C_CR1_TCIE_Msk (0x1U << FMPI2C_CR1_TCIE_Pos) /*!< 0x00000040 */
8542 #define FMPI2C_CR1_TCIE FMPI2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */
8543 #define FMPI2C_CR1_ERRIE_Pos (7U)
8544 #define FMPI2C_CR1_ERRIE_Msk (0x1U << FMPI2C_CR1_ERRIE_Pos) /*!< 0x00000080 */
8545 #define FMPI2C_CR1_ERRIE FMPI2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */
8546 #define FMPI2C_CR1_DFN_Pos (8U)
8547 #define FMPI2C_CR1_DFN_Msk (0xFU << FMPI2C_CR1_DFN_Pos) /*!< 0x00000F00 */
8548 #define FMPI2C_CR1_DFN FMPI2C_CR1_DFN_Msk /*!< Digital noise filter */
8549 #define FMPI2C_CR1_ANFOFF_Pos (12U)
8550 #define FMPI2C_CR1_ANFOFF_Msk (0x1U << FMPI2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */
8551 #define FMPI2C_CR1_ANFOFF FMPI2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */
8552 #define FMPI2C_CR1_TXDMAEN_Pos (14U)
8553 #define FMPI2C_CR1_TXDMAEN_Msk (0x1U << FMPI2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */
8554 #define FMPI2C_CR1_TXDMAEN FMPI2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */
8555 #define FMPI2C_CR1_RXDMAEN_Pos (15U)
8556 #define FMPI2C_CR1_RXDMAEN_Msk (0x1U << FMPI2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */
8557 #define FMPI2C_CR1_RXDMAEN FMPI2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */
8558 #define FMPI2C_CR1_SBC_Pos (16U)
8559 #define FMPI2C_CR1_SBC_Msk (0x1U << FMPI2C_CR1_SBC_Pos) /*!< 0x00010000 */
8560 #define FMPI2C_CR1_SBC FMPI2C_CR1_SBC_Msk /*!< Slave byte control */
8561 #define FMPI2C_CR1_NOSTRETCH_Pos (17U)
8562 #define FMPI2C_CR1_NOSTRETCH_Msk (0x1U << FMPI2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */
8563 #define FMPI2C_CR1_NOSTRETCH FMPI2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */
8564 #define FMPI2C_CR1_GCEN_Pos (19U)
8565 #define FMPI2C_CR1_GCEN_Msk (0x1U << FMPI2C_CR1_GCEN_Pos) /*!< 0x00080000 */
8566 #define FMPI2C_CR1_GCEN FMPI2C_CR1_GCEN_Msk /*!< General call enable */
8567 #define FMPI2C_CR1_SMBHEN_Pos (20U)
8568 #define FMPI2C_CR1_SMBHEN_Msk (0x1U << FMPI2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */
8569 #define FMPI2C_CR1_SMBHEN FMPI2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */
8570 #define FMPI2C_CR1_SMBDEN_Pos (21U)
8571 #define FMPI2C_CR1_SMBDEN_Msk (0x1U << FMPI2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */
8572 #define FMPI2C_CR1_SMBDEN FMPI2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */
8573 #define FMPI2C_CR1_ALERTEN_Pos (22U)
8574 #define FMPI2C_CR1_ALERTEN_Msk (0x1U << FMPI2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */
8575 #define FMPI2C_CR1_ALERTEN FMPI2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */
8576 #define FMPI2C_CR1_PECEN_Pos (23U)
8577 #define FMPI2C_CR1_PECEN_Msk (0x1U << FMPI2C_CR1_PECEN_Pos) /*!< 0x00800000 */
8578 #define FMPI2C_CR1_PECEN FMPI2C_CR1_PECEN_Msk /*!< PEC enable */
8579
8580 /****************** Bit definition for I2C_CR2 register ********************/
8581 #define FMPI2C_CR2_SADD_Pos (0U)
8582 #define FMPI2C_CR2_SADD_Msk (0x3FFU << FMPI2C_CR2_SADD_Pos) /*!< 0x000003FF */
8583 #define FMPI2C_CR2_SADD FMPI2C_CR2_SADD_Msk /*!< Slave address (master mode) */
8584 #define FMPI2C_CR2_RD_WRN_Pos (10U)
8585 #define FMPI2C_CR2_RD_WRN_Msk (0x1U << FMPI2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */
8586 #define FMPI2C_CR2_RD_WRN FMPI2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */
8587 #define FMPI2C_CR2_ADD10_Pos (11U)
8588 #define FMPI2C_CR2_ADD10_Msk (0x1U << FMPI2C_CR2_ADD10_Pos) /*!< 0x00000800 */
8589 #define FMPI2C_CR2_ADD10 FMPI2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */
8590 #define FMPI2C_CR2_HEAD10R_Pos (12U)
8591 #define FMPI2C_CR2_HEAD10R_Msk (0x1U << FMPI2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */
8592 #define FMPI2C_CR2_HEAD10R FMPI2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */
8593 #define FMPI2C_CR2_START_Pos (13U)
8594 #define FMPI2C_CR2_START_Msk (0x1U << FMPI2C_CR2_START_Pos) /*!< 0x00002000 */
8595 #define FMPI2C_CR2_START FMPI2C_CR2_START_Msk /*!< START generation */
8596 #define FMPI2C_CR2_STOP_Pos (14U)
8597 #define FMPI2C_CR2_STOP_Msk (0x1U << FMPI2C_CR2_STOP_Pos) /*!< 0x00004000 */
8598 #define FMPI2C_CR2_STOP FMPI2C_CR2_STOP_Msk /*!< STOP generation (master mode) */
8599 #define FMPI2C_CR2_NACK_Pos (15U)
8600 #define FMPI2C_CR2_NACK_Msk (0x1U << FMPI2C_CR2_NACK_Pos) /*!< 0x00008000 */
8601 #define FMPI2C_CR2_NACK FMPI2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */
8602 #define FMPI2C_CR2_NBYTES_Pos (16U)
8603 #define FMPI2C_CR2_NBYTES_Msk (0xFFU << FMPI2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */
8604 #define FMPI2C_CR2_NBYTES FMPI2C_CR2_NBYTES_Msk /*!< Number of bytes */
8605 #define FMPI2C_CR2_RELOAD_Pos (24U)
8606 #define FMPI2C_CR2_RELOAD_Msk (0x1U << FMPI2C_CR2_RELOAD_Pos) /*!< 0x01000000 */
8607 #define FMPI2C_CR2_RELOAD FMPI2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */
8608 #define FMPI2C_CR2_AUTOEND_Pos (25U)
8609 #define FMPI2C_CR2_AUTOEND_Msk (0x1U << FMPI2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */
8610 #define FMPI2C_CR2_AUTOEND FMPI2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */
8611 #define FMPI2C_CR2_PECBYTE_Pos (26U)
8612 #define FMPI2C_CR2_PECBYTE_Msk (0x1U << FMPI2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */
8613 #define FMPI2C_CR2_PECBYTE FMPI2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */
8614
8615 /******************* Bit definition for I2C_OAR1 register ******************/
8616 #define FMPI2C_OAR1_OA1_Pos (0U)
8617 #define FMPI2C_OAR1_OA1_Msk (0x3FFU << FMPI2C_OAR1_OA1_Pos) /*!< 0x000003FF */
8618 #define FMPI2C_OAR1_OA1 FMPI2C_OAR1_OA1_Msk /*!< Interface own address 1 */
8619 #define FMPI2C_OAR1_OA1MODE_Pos (10U)
8620 #define FMPI2C_OAR1_OA1MODE_Msk (0x1U << FMPI2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */
8621 #define FMPI2C_OAR1_OA1MODE FMPI2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */
8622 #define FMPI2C_OAR1_OA1EN_Pos (15U)
8623 #define FMPI2C_OAR1_OA1EN_Msk (0x1U << FMPI2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */
8624 #define FMPI2C_OAR1_OA1EN FMPI2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */
8625
8626 /******************* Bit definition for I2C_OAR2 register ******************/
8627 #define FMPI2C_OAR2_OA2_Pos (1U)
8628 #define FMPI2C_OAR2_OA2_Msk (0x7FU << FMPI2C_OAR2_OA2_Pos) /*!< 0x000000FE */
8629 #define FMPI2C_OAR2_OA2 FMPI2C_OAR2_OA2_Msk /*!< Interface own address 2 */
8630 #define FMPI2C_OAR2_OA2MSK_Pos (8U)
8631 #define FMPI2C_OAR2_OA2MSK_Msk (0x7U << FMPI2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */
8632 #define FMPI2C_OAR2_OA2MSK FMPI2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */
8633 #define FMPI2C_OAR2_OA2EN_Pos (15U)
8634 #define FMPI2C_OAR2_OA2EN_Msk (0x1U << FMPI2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */
8635 #define FMPI2C_OAR2_OA2EN FMPI2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */
8636
8637 /******************* Bit definition for I2C_TIMINGR register *******************/
8638 #define FMPI2C_TIMINGR_SCLL_Pos (0U)
8639 #define FMPI2C_TIMINGR_SCLL_Msk (0xFFU << FMPI2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */
8640 #define FMPI2C_TIMINGR_SCLL FMPI2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */
8641 #define FMPI2C_TIMINGR_SCLH_Pos (8U)
8642 #define FMPI2C_TIMINGR_SCLH_Msk (0xFFU << FMPI2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */
8643 #define FMPI2C_TIMINGR_SCLH FMPI2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */
8644 #define FMPI2C_TIMINGR_SDADEL_Pos (16U)
8645 #define FMPI2C_TIMINGR_SDADEL_Msk (0xFU << FMPI2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */
8646 #define FMPI2C_TIMINGR_SDADEL FMPI2C_TIMINGR_SDADEL_Msk /*!< Data hold time */
8647 #define FMPI2C_TIMINGR_SCLDEL_Pos (20U)
8648 #define FMPI2C_TIMINGR_SCLDEL_Msk (0xFU << FMPI2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */
8649 #define FMPI2C_TIMINGR_SCLDEL FMPI2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */
8650 #define FMPI2C_TIMINGR_PRESC_Pos (28U)
8651 #define FMPI2C_TIMINGR_PRESC_Msk (0xFU << FMPI2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */
8652 #define FMPI2C_TIMINGR_PRESC FMPI2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */
8653
8654 /******************* Bit definition for I2C_TIMEOUTR register *******************/
8655 #define FMPI2C_TIMEOUTR_TIMEOUTA_Pos (0U)
8656 #define FMPI2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFU << FMPI2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */
8657 #define FMPI2C_TIMEOUTR_TIMEOUTA FMPI2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */
8658 #define FMPI2C_TIMEOUTR_TIDLE_Pos (12U)
8659 #define FMPI2C_TIMEOUTR_TIDLE_Msk (0x1U << FMPI2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */
8660 #define FMPI2C_TIMEOUTR_TIDLE FMPI2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */
8661 #define FMPI2C_TIMEOUTR_TIMOUTEN_Pos (15U)
8662 #define FMPI2C_TIMEOUTR_TIMOUTEN_Msk (0x1U << FMPI2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */
8663 #define FMPI2C_TIMEOUTR_TIMOUTEN FMPI2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */
8664 #define FMPI2C_TIMEOUTR_TIMEOUTB_Pos (16U)
8665 #define FMPI2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFU << FMPI2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */
8666 #define FMPI2C_TIMEOUTR_TIMEOUTB FMPI2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B */
8667 #define FMPI2C_TIMEOUTR_TEXTEN_Pos (31U)
8668 #define FMPI2C_TIMEOUTR_TEXTEN_Msk (0x1U << FMPI2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */
8669 #define FMPI2C_TIMEOUTR_TEXTEN FMPI2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */
8670
8671 /****************** Bit definition for I2C_ISR register *********************/
8672 #define FMPI2C_ISR_TXE_Pos (0U)
8673 #define FMPI2C_ISR_TXE_Msk (0x1U << FMPI2C_ISR_TXE_Pos) /*!< 0x00000001 */
8674 #define FMPI2C_ISR_TXE FMPI2C_ISR_TXE_Msk /*!< Transmit data register empty */
8675 #define FMPI2C_ISR_TXIS_Pos (1U)
8676 #define FMPI2C_ISR_TXIS_Msk (0x1U << FMPI2C_ISR_TXIS_Pos) /*!< 0x00000002 */
8677 #define FMPI2C_ISR_TXIS FMPI2C_ISR_TXIS_Msk /*!< Transmit interrupt status */
8678 #define FMPI2C_ISR_RXNE_Pos (2U)
8679 #define FMPI2C_ISR_RXNE_Msk (0x1U << FMPI2C_ISR_RXNE_Pos) /*!< 0x00000004 */
8680 #define FMPI2C_ISR_RXNE FMPI2C_ISR_RXNE_Msk /*!< Receive data register not empty */
8681 #define FMPI2C_ISR_ADDR_Pos (3U)
8682 #define FMPI2C_ISR_ADDR_Msk (0x1U << FMPI2C_ISR_ADDR_Pos) /*!< 0x00000008 */
8683 #define FMPI2C_ISR_ADDR FMPI2C_ISR_ADDR_Msk /*!< Address matched (slave mode) */
8684 #define FMPI2C_ISR_NACKF_Pos (4U)
8685 #define FMPI2C_ISR_NACKF_Msk (0x1U << FMPI2C_ISR_NACKF_Pos) /*!< 0x00000010 */
8686 #define FMPI2C_ISR_NACKF FMPI2C_ISR_NACKF_Msk /*!< NACK received flag */
8687 #define FMPI2C_ISR_STOPF_Pos (5U)
8688 #define FMPI2C_ISR_STOPF_Msk (0x1U << FMPI2C_ISR_STOPF_Pos) /*!< 0x00000020 */
8689 #define FMPI2C_ISR_STOPF FMPI2C_ISR_STOPF_Msk /*!< STOP detection flag */
8690 #define FMPI2C_ISR_TC_Pos (6U)
8691 #define FMPI2C_ISR_TC_Msk (0x1U << FMPI2C_ISR_TC_Pos) /*!< 0x00000040 */
8692 #define FMPI2C_ISR_TC FMPI2C_ISR_TC_Msk /*!< Transfer complete (master mode) */
8693 #define FMPI2C_ISR_TCR_Pos (7U)
8694 #define FMPI2C_ISR_TCR_Msk (0x1U << FMPI2C_ISR_TCR_Pos) /*!< 0x00000080 */
8695 #define FMPI2C_ISR_TCR FMPI2C_ISR_TCR_Msk /*!< Transfer complete reload */
8696 #define FMPI2C_ISR_BERR_Pos (8U)
8697 #define FMPI2C_ISR_BERR_Msk (0x1U << FMPI2C_ISR_BERR_Pos) /*!< 0x00000100 */
8698 #define FMPI2C_ISR_BERR FMPI2C_ISR_BERR_Msk /*!< Bus error */
8699 #define FMPI2C_ISR_ARLO_Pos (9U)
8700 #define FMPI2C_ISR_ARLO_Msk (0x1U << FMPI2C_ISR_ARLO_Pos) /*!< 0x00000200 */
8701 #define FMPI2C_ISR_ARLO FMPI2C_ISR_ARLO_Msk /*!< Arbitration lost */
8702 #define FMPI2C_ISR_OVR_Pos (10U)
8703 #define FMPI2C_ISR_OVR_Msk (0x1U << FMPI2C_ISR_OVR_Pos) /*!< 0x00000400 */
8704 #define FMPI2C_ISR_OVR FMPI2C_ISR_OVR_Msk /*!< Overrun/Underrun */
8705 #define FMPI2C_ISR_PECERR_Pos (11U)
8706 #define FMPI2C_ISR_PECERR_Msk (0x1U << FMPI2C_ISR_PECERR_Pos) /*!< 0x00000800 */
8707 #define FMPI2C_ISR_PECERR FMPI2C_ISR_PECERR_Msk /*!< PEC error in reception */
8708 #define FMPI2C_ISR_TIMEOUT_Pos (12U)
8709 #define FMPI2C_ISR_TIMEOUT_Msk (0x1U << FMPI2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */
8710 #define FMPI2C_ISR_TIMEOUT FMPI2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */
8711 #define FMPI2C_ISR_ALERT_Pos (13U)
8712 #define FMPI2C_ISR_ALERT_Msk (0x1U << FMPI2C_ISR_ALERT_Pos) /*!< 0x00002000 */
8713 #define FMPI2C_ISR_ALERT FMPI2C_ISR_ALERT_Msk /*!< SMBus alert */
8714 #define FMPI2C_ISR_BUSY_Pos (15U)
8715 #define FMPI2C_ISR_BUSY_Msk (0x1U << FMPI2C_ISR_BUSY_Pos) /*!< 0x00008000 */
8716 #define FMPI2C_ISR_BUSY FMPI2C_ISR_BUSY_Msk /*!< Bus busy */
8717 #define FMPI2C_ISR_DIR_Pos (16U)
8718 #define FMPI2C_ISR_DIR_Msk (0x1U << FMPI2C_ISR_DIR_Pos) /*!< 0x00010000 */
8719 #define FMPI2C_ISR_DIR FMPI2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */
8720 #define FMPI2C_ISR_ADDCODE_Pos (17U)
8721 #define FMPI2C_ISR_ADDCODE_Msk (0x7FU << FMPI2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */
8722 #define FMPI2C_ISR_ADDCODE FMPI2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */
8723
8724 /****************** Bit definition for I2C_ICR register *********************/
8725 #define FMPI2C_ICR_ADDRCF_Pos (3U)
8726 #define FMPI2C_ICR_ADDRCF_Msk (0x1U << FMPI2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */
8727 #define FMPI2C_ICR_ADDRCF FMPI2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */
8728 #define FMPI2C_ICR_NACKCF_Pos (4U)
8729 #define FMPI2C_ICR_NACKCF_Msk (0x1U << FMPI2C_ICR_NACKCF_Pos) /*!< 0x00000010 */
8730 #define FMPI2C_ICR_NACKCF FMPI2C_ICR_NACKCF_Msk /*!< NACK clear flag */
8731 #define FMPI2C_ICR_STOPCF_Pos (5U)
8732 #define FMPI2C_ICR_STOPCF_Msk (0x1U << FMPI2C_ICR_STOPCF_Pos) /*!< 0x00000020 */
8733 #define FMPI2C_ICR_STOPCF FMPI2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */
8734 #define FMPI2C_ICR_BERRCF_Pos (8U)
8735 #define FMPI2C_ICR_BERRCF_Msk (0x1U << FMPI2C_ICR_BERRCF_Pos) /*!< 0x00000100 */
8736 #define FMPI2C_ICR_BERRCF FMPI2C_ICR_BERRCF_Msk /*!< Bus error clear flag */
8737 #define FMPI2C_ICR_ARLOCF_Pos (9U)
8738 #define FMPI2C_ICR_ARLOCF_Msk (0x1U << FMPI2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */
8739 #define FMPI2C_ICR_ARLOCF FMPI2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */
8740 #define FMPI2C_ICR_OVRCF_Pos (10U)
8741 #define FMPI2C_ICR_OVRCF_Msk (0x1U << FMPI2C_ICR_OVRCF_Pos) /*!< 0x00000400 */
8742 #define FMPI2C_ICR_OVRCF FMPI2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */
8743 #define FMPI2C_ICR_PECCF_Pos (11U)
8744 #define FMPI2C_ICR_PECCF_Msk (0x1U << FMPI2C_ICR_PECCF_Pos) /*!< 0x00000800 */
8745 #define FMPI2C_ICR_PECCF FMPI2C_ICR_PECCF_Msk /*!< PAC error clear flag */
8746 #define FMPI2C_ICR_TIMOUTCF_Pos (12U)
8747 #define FMPI2C_ICR_TIMOUTCF_Msk (0x1U << FMPI2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */
8748 #define FMPI2C_ICR_TIMOUTCF FMPI2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */
8749 #define FMPI2C_ICR_ALERTCF_Pos (13U)
8750 #define FMPI2C_ICR_ALERTCF_Msk (0x1U << FMPI2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */
8751 #define FMPI2C_ICR_ALERTCF FMPI2C_ICR_ALERTCF_Msk /*!< Alert clear flag */
8752
8753 /****************** Bit definition for I2C_PECR register *********************/
8754 #define FMPI2C_PECR_PEC_Pos (0U)
8755 #define FMPI2C_PECR_PEC_Msk (0xFFU << FMPI2C_PECR_PEC_Pos) /*!< 0x000000FF */
8756 #define FMPI2C_PECR_PEC FMPI2C_PECR_PEC_Msk /*!< PEC register */
8757
8758 /****************** Bit definition for I2C_RXDR register *********************/
8759 #define FMPI2C_RXDR_RXDATA_Pos (0U)
8760 #define FMPI2C_RXDR_RXDATA_Msk (0xFFU << FMPI2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */
8761 #define FMPI2C_RXDR_RXDATA FMPI2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */
8762
8763 /****************** Bit definition for I2C_TXDR register *********************/
8764 #define FMPI2C_TXDR_TXDATA_Pos (0U)
8765 #define FMPI2C_TXDR_TXDATA_Msk (0xFFU << FMPI2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */
8766 #define FMPI2C_TXDR_TXDATA FMPI2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */
8767
8768
8769
8770 /******************************************************************************/
8771 /* */
8772 /* Independent WATCHDOG */
8773 /* */
8774 /******************************************************************************/
8775 /******************* Bit definition for IWDG_KR register ********************/
8776 #define IWDG_KR_KEY_Pos (0U)
8777 #define IWDG_KR_KEY_Msk (0xFFFFU << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */
8778 #define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!<Key value (write only, read 0000h) */
8779
8780 /******************* Bit definition for IWDG_PR register ********************/
8781 #define IWDG_PR_PR_Pos (0U)
8782 #define IWDG_PR_PR_Msk (0x7U << IWDG_PR_PR_Pos) /*!< 0x00000007 */
8783 #define IWDG_PR_PR IWDG_PR_PR_Msk /*!<PR[2:0] (Prescaler divider) */
8784 #define IWDG_PR_PR_0 (0x1U << IWDG_PR_PR_Pos) /*!< 0x01 */
8785 #define IWDG_PR_PR_1 (0x2U << IWDG_PR_PR_Pos) /*!< 0x02 */
8786 #define IWDG_PR_PR_2 (0x4U << IWDG_PR_PR_Pos) /*!< 0x04 */
8787
8788 /******************* Bit definition for IWDG_RLR register *******************/
8789 #define IWDG_RLR_RL_Pos (0U)
8790 #define IWDG_RLR_RL_Msk (0xFFFU << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */
8791 #define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!<Watchdog counter reload value */
8792
8793 /******************* Bit definition for IWDG_SR register ********************/
8794 #define IWDG_SR_PVU_Pos (0U)
8795 #define IWDG_SR_PVU_Msk (0x1U << IWDG_SR_PVU_Pos) /*!< 0x00000001 */
8796 #define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!<Watchdog prescaler value update */
8797 #define IWDG_SR_RVU_Pos (1U)
8798 #define IWDG_SR_RVU_Msk (0x1U << IWDG_SR_RVU_Pos) /*!< 0x00000002 */
8799 #define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!<Watchdog counter reload value update */
8800
8801
8802
8803 /******************************************************************************/
8804 /* */
8805 /* Power Control */
8806 /* */
8807 /******************************************************************************/
8808 /******************** Bit definition for PWR_CR register ********************/
8809 #define PWR_CR_LPDS_Pos (0U)
8810 #define PWR_CR_LPDS_Msk (0x1U << PWR_CR_LPDS_Pos) /*!< 0x00000001 */
8811 #define PWR_CR_LPDS PWR_CR_LPDS_Msk /*!< Low-Power Deepsleep */
8812 #define PWR_CR_PDDS_Pos (1U)
8813 #define PWR_CR_PDDS_Msk (0x1U << PWR_CR_PDDS_Pos) /*!< 0x00000002 */
8814 #define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */
8815 #define PWR_CR_CWUF_Pos (2U)
8816 #define PWR_CR_CWUF_Msk (0x1U << PWR_CR_CWUF_Pos) /*!< 0x00000004 */
8817 #define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */
8818 #define PWR_CR_CSBF_Pos (3U)
8819 #define PWR_CR_CSBF_Msk (0x1U << PWR_CR_CSBF_Pos) /*!< 0x00000008 */
8820 #define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */
8821 #define PWR_CR_PVDE_Pos (4U)
8822 #define PWR_CR_PVDE_Msk (0x1U << PWR_CR_PVDE_Pos) /*!< 0x00000010 */
8823 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage Detector Enable */
8824
8825 #define PWR_CR_PLS_Pos (5U)
8826 #define PWR_CR_PLS_Msk (0x7U << PWR_CR_PLS_Pos) /*!< 0x000000E0 */
8827 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (PVD Level Selection) */
8828 #define PWR_CR_PLS_0 (0x1U << PWR_CR_PLS_Pos) /*!< 0x00000020 */
8829 #define PWR_CR_PLS_1 (0x2U << PWR_CR_PLS_Pos) /*!< 0x00000040 */
8830 #define PWR_CR_PLS_2 (0x4U << PWR_CR_PLS_Pos) /*!< 0x00000080 */
8831
8832 /*!< PVD level configuration */
8833 #define PWR_CR_PLS_LEV0 0x00000000U /*!< PVD level 0 */
8834 #define PWR_CR_PLS_LEV1 0x00000020U /*!< PVD level 1 */
8835 #define PWR_CR_PLS_LEV2 0x00000040U /*!< PVD level 2 */
8836 #define PWR_CR_PLS_LEV3 0x00000060U /*!< PVD level 3 */
8837 #define PWR_CR_PLS_LEV4 0x00000080U /*!< PVD level 4 */
8838 #define PWR_CR_PLS_LEV5 0x000000A0U /*!< PVD level 5 */
8839 #define PWR_CR_PLS_LEV6 0x000000C0U /*!< PVD level 6 */
8840 #define PWR_CR_PLS_LEV7 0x000000E0U /*!< PVD level 7 */
8841 #define PWR_CR_DBP_Pos (8U)
8842 #define PWR_CR_DBP_Msk (0x1U << PWR_CR_DBP_Pos) /*!< 0x00000100 */
8843 #define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */
8844 #define PWR_CR_FPDS_Pos (9U)
8845 #define PWR_CR_FPDS_Msk (0x1U << PWR_CR_FPDS_Pos) /*!< 0x00000200 */
8846 #define PWR_CR_FPDS PWR_CR_FPDS_Msk /*!< Flash power down in Stop mode */
8847 #define PWR_CR_LPLVDS_Pos (10U)
8848 #define PWR_CR_LPLVDS_Msk (0x1U << PWR_CR_LPLVDS_Pos) /*!< 0x00000400 */
8849 #define PWR_CR_LPLVDS PWR_CR_LPLVDS_Msk /*!< Low Power Regulator Low Voltage in Deep Sleep mode */
8850 #define PWR_CR_MRLVDS_Pos (11U)
8851 #define PWR_CR_MRLVDS_Msk (0x1U << PWR_CR_MRLVDS_Pos) /*!< 0x00000800 */
8852 #define PWR_CR_MRLVDS PWR_CR_MRLVDS_Msk /*!< Main Regulator Low Voltage in Deep Sleep mode */
8853 #define PWR_CR_ADCDC1_Pos (13U)
8854 #define PWR_CR_ADCDC1_Msk (0x1U << PWR_CR_ADCDC1_Pos) /*!< 0x00002000 */
8855 #define PWR_CR_ADCDC1 PWR_CR_ADCDC1_Msk /*!< Refer to AN4073 on how to use this bit */
8856 #define PWR_CR_VOS_Pos (14U)
8857 #define PWR_CR_VOS_Msk (0x3U << PWR_CR_VOS_Pos) /*!< 0x0000C000 */
8858 #define PWR_CR_VOS PWR_CR_VOS_Msk /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */
8859 #define PWR_CR_VOS_0 0x00004000U /*!< Bit 0 */
8860 #define PWR_CR_VOS_1 0x00008000U /*!< Bit 1 */
8861 #define PWR_CR_FMSSR_Pos (20U)
8862 #define PWR_CR_FMSSR_Msk (0x1U << PWR_CR_FMSSR_Pos) /*!< 0x00100000 */
8863 #define PWR_CR_FMSSR PWR_CR_FMSSR_Msk /*!< Flash Memory Sleep System Run */
8864 #define PWR_CR_FISSR_Pos (21U)
8865 #define PWR_CR_FISSR_Msk (0x1U << PWR_CR_FISSR_Pos) /*!< 0x00200000 */
8866 #define PWR_CR_FISSR PWR_CR_FISSR_Msk /*!< Flash Interface Stop while System Run */
8867
8868
8869 /******************* Bit definition for PWR_CSR register ********************/
8870 #define PWR_CSR_WUF_Pos (0U)
8871 #define PWR_CSR_WUF_Msk (0x1U << PWR_CSR_WUF_Pos) /*!< 0x00000001 */
8872 #define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */
8873 #define PWR_CSR_SBF_Pos (1U)
8874 #define PWR_CSR_SBF_Msk (0x1U << PWR_CSR_SBF_Pos) /*!< 0x00000002 */
8875 #define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */
8876 #define PWR_CSR_PVDO_Pos (2U)
8877 #define PWR_CSR_PVDO_Msk (0x1U << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */
8878 #define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */
8879 #define PWR_CSR_BRR_Pos (3U)
8880 #define PWR_CSR_BRR_Msk (0x1U << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
8881 #define PWR_CSR_BRR PWR_CSR_BRR_Msk /*!< Backup regulator ready */
8882 #define PWR_CSR_EWUP3_Pos (6U)
8883 #define PWR_CSR_EWUP3_Msk (0x1U << PWR_CSR_EWUP1_Pos) /*!< 0x00000040 */
8884 #define PWR_CSR_EWUP3 PWR_CSR_EWUP3_Msk /*!< Enable WKUP pin 3 */
8885 #define PWR_CSR_EWUP2_Pos (7U)
8886 #define PWR_CSR_EWUP2_Msk (0x1U << PWR_CSR_EWUP2_Pos) /*!< 0x00000080 */
8887 #define PWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk /*!< Enable WKUP pin 2 */
8888 #define PWR_CSR_EWUP1_Pos (8U)
8889 #define PWR_CSR_EWUP1_Msk (0x1U << PWR_CSR_EWUP1_Pos) /*!< 0x00000100 */
8890 #define PWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk /*!< Enable WKUP pin 1 */
8891 #define PWR_CSR_BRE_Pos (9U)
8892 #define PWR_CSR_BRE_Msk (0x1U << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
8893 #define PWR_CSR_BRE PWR_CSR_BRE_Msk /*!< Backup regulator enable */
8894 #define PWR_CSR_VOSRDY_Pos (14U)
8895 #define PWR_CSR_VOSRDY_Msk (0x1U << PWR_CSR_VOSRDY_Pos) /*!< 0x00004000 */
8896 #define PWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk /*!< Regulator voltage scaling output selection ready */
8897
8898
8899 /******************************************************************************/
8900 /* */
8901 /* QUADSPI */
8902 /* */
8903 /******************************************************************************/
8904 /***************** Bit definition for QUADSPI_CR register *******************/
8905 #define QUADSPI_CR_EN_Pos (0U)
8906 #define QUADSPI_CR_EN_Msk (0x1U << QUADSPI_CR_EN_Pos) /*!< 0x00000001 */
8907 #define QUADSPI_CR_EN QUADSPI_CR_EN_Msk /*!< Enable */
8908 #define QUADSPI_CR_ABORT_Pos (1U)
8909 #define QUADSPI_CR_ABORT_Msk (0x1U << QUADSPI_CR_ABORT_Pos) /*!< 0x00000002 */
8910 #define QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk /*!< Abort request */
8911 #define QUADSPI_CR_DMAEN_Pos (2U)
8912 #define QUADSPI_CR_DMAEN_Msk (0x1U << QUADSPI_CR_DMAEN_Pos) /*!< 0x00000004 */
8913 #define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk /*!< DMA Enable */
8914 #define QUADSPI_CR_TCEN_Pos (3U)
8915 #define QUADSPI_CR_TCEN_Msk (0x1U << QUADSPI_CR_TCEN_Pos) /*!< 0x00000008 */
8916 #define QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk /*!< Timeout Counter Enable */
8917 #define QUADSPI_CR_SSHIFT_Pos (4U)
8918 #define QUADSPI_CR_SSHIFT_Msk (0x1U << QUADSPI_CR_SSHIFT_Pos) /*!< 0x00000010 */
8919 #define QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk /*!< SSHIFT Sample Shift */
8920 #define QUADSPI_CR_DFM_Pos (6U)
8921 #define QUADSPI_CR_DFM_Msk (0x1U << QUADSPI_CR_DFM_Pos) /*!< 0x00000040 */
8922 #define QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk /*!< Dual Flash Mode */
8923 #define QUADSPI_CR_FSEL_Pos (7U)
8924 #define QUADSPI_CR_FSEL_Msk (0x1U << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
8925 #define QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk /*!< Flash Select */
8926 #define QUADSPI_CR_FTHRES_Pos (8U)
8927 #define QUADSPI_CR_FTHRES_Msk (0x1FU << QUADSPI_CR_FTHRES_Pos) /*!< 0x00001F00 */
8928 #define QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk /*!< FTHRES[3:0] FIFO Level */
8929 #define QUADSPI_CR_FTHRES_0 (0x01U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000100 */
8930 #define QUADSPI_CR_FTHRES_1 (0x02U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000200 */
8931 #define QUADSPI_CR_FTHRES_2 (0x04U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000400 */
8932 #define QUADSPI_CR_FTHRES_3 (0x08U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000800 */
8933 #define QUADSPI_CR_FTHRES_4 (0x10U << QUADSPI_CR_FTHRES_Pos) /*!< 0x00001000 */
8934 #define QUADSPI_CR_TEIE_Pos (16U)
8935 #define QUADSPI_CR_TEIE_Msk (0x1U << QUADSPI_CR_TEIE_Pos) /*!< 0x00010000 */
8936 #define QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk /*!< Transfer Error Interrupt Enable */
8937 #define QUADSPI_CR_TCIE_Pos (17U)
8938 #define QUADSPI_CR_TCIE_Msk (0x1U << QUADSPI_CR_TCIE_Pos) /*!< 0x00020000 */
8939 #define QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk /*!< Transfer Complete Interrupt Enable */
8940 #define QUADSPI_CR_FTIE_Pos (18U)
8941 #define QUADSPI_CR_FTIE_Msk (0x1U << QUADSPI_CR_FTIE_Pos) /*!< 0x00040000 */
8942 #define QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk /*!< FIFO Threshold Interrupt Enable */
8943 #define QUADSPI_CR_SMIE_Pos (19U)
8944 #define QUADSPI_CR_SMIE_Msk (0x1U << QUADSPI_CR_SMIE_Pos) /*!< 0x00080000 */
8945 #define QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk /*!< Status Match Interrupt Enable */
8946 #define QUADSPI_CR_TOIE_Pos (20U)
8947 #define QUADSPI_CR_TOIE_Msk (0x1U << QUADSPI_CR_TOIE_Pos) /*!< 0x00100000 */
8948 #define QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk /*!< TimeOut Interrupt Enable */
8949 #define QUADSPI_CR_APMS_Pos (22U)
8950 #define QUADSPI_CR_APMS_Msk (0x1U << QUADSPI_CR_APMS_Pos) /*!< 0x00400000 */
8951 #define QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk /*!< Bit 1 */
8952 #define QUADSPI_CR_PMM_Pos (23U)
8953 #define QUADSPI_CR_PMM_Msk (0x1U << QUADSPI_CR_PMM_Pos) /*!< 0x00800000 */
8954 #define QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk /*!< Polling Match Mode */
8955 #define QUADSPI_CR_PRESCALER_Pos (24U)
8956 #define QUADSPI_CR_PRESCALER_Msk (0xFFU << QUADSPI_CR_PRESCALER_Pos) /*!< 0xFF000000 */
8957 #define QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk /*!< PRESCALER[7:0] Clock prescaler */
8958 #define QUADSPI_CR_PRESCALER_0 (0x01U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x01000000 */
8959 #define QUADSPI_CR_PRESCALER_1 (0x02U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x02000000 */
8960 #define QUADSPI_CR_PRESCALER_2 (0x04U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x04000000 */
8961 #define QUADSPI_CR_PRESCALER_3 (0x08U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x08000000 */
8962 #define QUADSPI_CR_PRESCALER_4 (0x10U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x10000000 */
8963 #define QUADSPI_CR_PRESCALER_5 (0x20U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x20000000 */
8964 #define QUADSPI_CR_PRESCALER_6 (0x40U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x40000000 */
8965 #define QUADSPI_CR_PRESCALER_7 (0x80U << QUADSPI_CR_PRESCALER_Pos) /*!< 0x80000000 */
8966
8967 /***************** Bit definition for QUADSPI_DCR register ******************/
8968 #define QUADSPI_DCR_CKMODE_Pos (0U)
8969 #define QUADSPI_DCR_CKMODE_Msk (0x1U << QUADSPI_DCR_CKMODE_Pos) /*!< 0x00000001 */
8970 #define QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk /*!< Mode 0 / Mode 3 */
8971 #define QUADSPI_DCR_CSHT_Pos (8U)
8972 #define QUADSPI_DCR_CSHT_Msk (0x7U << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000700 */
8973 #define QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk /*!< CSHT[2:0]: ChipSelect High Time */
8974 #define QUADSPI_DCR_CSHT_0 (0x1U << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000100 */
8975 #define QUADSPI_DCR_CSHT_1 (0x2U << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000200 */
8976 #define QUADSPI_DCR_CSHT_2 (0x4U << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000400 */
8977 #define QUADSPI_DCR_FSIZE_Pos (16U)
8978 #define QUADSPI_DCR_FSIZE_Msk (0x1FU << QUADSPI_DCR_FSIZE_Pos) /*!< 0x001F0000 */
8979 #define QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk /*!< FSIZE[4:0]: Flash Size */
8980 #define QUADSPI_DCR_FSIZE_0 (0x01U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00010000 */
8981 #define QUADSPI_DCR_FSIZE_1 (0x02U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00020000 */
8982 #define QUADSPI_DCR_FSIZE_2 (0x04U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00040000 */
8983 #define QUADSPI_DCR_FSIZE_3 (0x08U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00080000 */
8984 #define QUADSPI_DCR_FSIZE_4 (0x10U << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00100000 */
8985
8986 /****************** Bit definition for QUADSPI_SR register *******************/
8987 #define QUADSPI_SR_TEF_Pos (0U)
8988 #define QUADSPI_SR_TEF_Msk (0x1U << QUADSPI_SR_TEF_Pos) /*!< 0x00000001 */
8989 #define QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk /*!< Transfer Error Flag */
8990 #define QUADSPI_SR_TCF_Pos (1U)
8991 #define QUADSPI_SR_TCF_Msk (0x1U << QUADSPI_SR_TCF_Pos) /*!< 0x00000002 */
8992 #define QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk /*!< Transfer Complete Flag */
8993 #define QUADSPI_SR_FTF_Pos (2U)
8994 #define QUADSPI_SR_FTF_Msk (0x1U << QUADSPI_SR_FTF_Pos) /*!< 0x00000004 */
8995 #define QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk /*!< FIFO Threshlod Flag */
8996 #define QUADSPI_SR_SMF_Pos (3U)
8997 #define QUADSPI_SR_SMF_Msk (0x1U << QUADSPI_SR_SMF_Pos) /*!< 0x00000008 */
8998 #define QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk /*!< Status Match Flag */
8999 #define QUADSPI_SR_TOF_Pos (4U)
9000 #define QUADSPI_SR_TOF_Msk (0x1U << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
9001 #define QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk /*!< Timeout Flag */
9002 #define QUADSPI_SR_BUSY_Pos (5U)
9003 #define QUADSPI_SR_BUSY_Msk (0x1U << QUADSPI_SR_BUSY_Pos) /*!< 0x00000020 */
9004 #define QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk /*!< Busy */
9005 #define QUADSPI_SR_FLEVEL_Pos (8U)
9006 #define QUADSPI_SR_FLEVEL_Msk (0x3FU << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00003F00 */
9007 #define QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk /*!< FIFO Threshlod Flag */
9008 #define QUADSPI_SR_FLEVEL_0 (0x01U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000100 */
9009 #define QUADSPI_SR_FLEVEL_1 (0x02U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000200 */
9010 #define QUADSPI_SR_FLEVEL_2 (0x04U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000400 */
9011 #define QUADSPI_SR_FLEVEL_3 (0x08U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000800 */
9012 #define QUADSPI_SR_FLEVEL_4 (0x10U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00001000 */
9013 #define QUADSPI_SR_FLEVEL_5 (0x20U << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00002000 */
9014
9015 /****************** Bit definition for QUADSPI_FCR register ******************/
9016 #define QUADSPI_FCR_CTEF_Pos (0U)
9017 #define QUADSPI_FCR_CTEF_Msk (0x1U << QUADSPI_FCR_CTEF_Pos) /*!< 0x00000001 */
9018 #define QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk /*!< Clear Transfer Error Flag */
9019 #define QUADSPI_FCR_CTCF_Pos (1U)
9020 #define QUADSPI_FCR_CTCF_Msk (0x1U << QUADSPI_FCR_CTCF_Pos) /*!< 0x00000002 */
9021 #define QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk /*!< Clear Transfer Complete Flag */
9022 #define QUADSPI_FCR_CSMF_Pos (3U)
9023 #define QUADSPI_FCR_CSMF_Msk (0x1U << QUADSPI_FCR_CSMF_Pos) /*!< 0x00000008 */
9024 #define QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk /*!< Clear Status Match Flag */
9025 #define QUADSPI_FCR_CTOF_Pos (4U)
9026 #define QUADSPI_FCR_CTOF_Msk (0x1U << QUADSPI_FCR_CTOF_Pos) /*!< 0x00000010 */
9027 #define QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk /*!< Clear Timeout Flag */
9028
9029 /****************** Bit definition for QUADSPI_DLR register ******************/
9030 #define QUADSPI_DLR_DL_Pos (0U)
9031 #define QUADSPI_DLR_DL_Msk (0xFFFFFFFFU << QUADSPI_DLR_DL_Pos) /*!< 0xFFFFFFFF */
9032 #define QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk /*!< DL[31:0]: Data Length */
9033
9034 /****************** Bit definition for QUADSPI_CCR register ******************/
9035 #define QUADSPI_CCR_INSTRUCTION_Pos (0U)
9036 #define QUADSPI_CCR_INSTRUCTION_Msk (0xFFU << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x000000FF */
9037 #define QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk /*!< INSTRUCTION[7:0]: Instruction */
9038 #define QUADSPI_CCR_INSTRUCTION_0 (0x01U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000001 */
9039 #define QUADSPI_CCR_INSTRUCTION_1 (0x02U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000002 */
9040 #define QUADSPI_CCR_INSTRUCTION_2 (0x04U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000004 */
9041 #define QUADSPI_CCR_INSTRUCTION_3 (0x08U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000008 */
9042 #define QUADSPI_CCR_INSTRUCTION_4 (0x10U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000010 */
9043 #define QUADSPI_CCR_INSTRUCTION_5 (0x20U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000020 */
9044 #define QUADSPI_CCR_INSTRUCTION_6 (0x40U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000040 */
9045 #define QUADSPI_CCR_INSTRUCTION_7 (0x80U << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000080 */
9046 #define QUADSPI_CCR_IMODE_Pos (8U)
9047 #define QUADSPI_CCR_IMODE_Msk (0x3U << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000300 */
9048 #define QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk /*!< IMODE[1:0]: Instruction Mode */
9049 #define QUADSPI_CCR_IMODE_0 (0x1U << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000100 */
9050 #define QUADSPI_CCR_IMODE_1 (0x2U << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000200 */
9051 #define QUADSPI_CCR_ADMODE_Pos (10U)
9052 #define QUADSPI_CCR_ADMODE_Msk (0x3U << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000C00 */
9053 #define QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk /*!< ADMODE[1:0]: Address Mode */
9054 #define QUADSPI_CCR_ADMODE_0 (0x1U << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000400 */
9055 #define QUADSPI_CCR_ADMODE_1 (0x2U << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000800 */
9056 #define QUADSPI_CCR_ADSIZE_Pos (12U)
9057 #define QUADSPI_CCR_ADSIZE_Msk (0x3U << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00003000 */
9058 #define QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk /*!< ADSIZE[1:0]: Address Size */
9059 #define QUADSPI_CCR_ADSIZE_0 (0x1U << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00001000 */
9060 #define QUADSPI_CCR_ADSIZE_1 (0x2U << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00002000 */
9061 #define QUADSPI_CCR_ABMODE_Pos (14U)
9062 #define QUADSPI_CCR_ABMODE_Msk (0x3U << QUADSPI_CCR_ABMODE_Pos) /*!< 0x0000C000 */
9063 #define QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk /*!< ABMODE[1:0]: Alternate Bytes Mode */
9064 #define QUADSPI_CCR_ABMODE_0 (0x1U << QUADSPI_CCR_ABMODE_Pos) /*!< 0x00004000 */
9065 #define QUADSPI_CCR_ABMODE_1 (0x2U << QUADSPI_CCR_ABMODE_Pos) /*!< 0x00008000 */
9066 #define QUADSPI_CCR_ABSIZE_Pos (16U)
9067 #define QUADSPI_CCR_ABSIZE_Msk (0x3U << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00030000 */
9068 #define QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk /*!< ABSIZE[1:0]: Instruction Mode */
9069 #define QUADSPI_CCR_ABSIZE_0 (0x1U << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00010000 */
9070 #define QUADSPI_CCR_ABSIZE_1 (0x2U << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00020000 */
9071 #define QUADSPI_CCR_DCYC_Pos (18U)
9072 #define QUADSPI_CCR_DCYC_Msk (0x1FU << QUADSPI_CCR_DCYC_Pos) /*!< 0x007C0000 */
9073 #define QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk /*!< DCYC[4:0]: Dummy Cycles */
9074 #define QUADSPI_CCR_DCYC_0 (0x01U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00040000 */
9075 #define QUADSPI_CCR_DCYC_1 (0x02U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00080000 */
9076 #define QUADSPI_CCR_DCYC_2 (0x04U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00100000 */
9077 #define QUADSPI_CCR_DCYC_3 (0x08U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00200000 */
9078 #define QUADSPI_CCR_DCYC_4 (0x10U << QUADSPI_CCR_DCYC_Pos) /*!< 0x00400000 */
9079 #define QUADSPI_CCR_DMODE_Pos (24U)
9080 #define QUADSPI_CCR_DMODE_Msk (0x3U << QUADSPI_CCR_DMODE_Pos) /*!< 0x03000000 */
9081 #define QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk /*!< DMODE[1:0]: Data Mode */
9082 #define QUADSPI_CCR_DMODE_0 (0x1U << QUADSPI_CCR_DMODE_Pos) /*!< 0x01000000 */
9083 #define QUADSPI_CCR_DMODE_1 (0x2U << QUADSPI_CCR_DMODE_Pos) /*!< 0x02000000 */
9084 #define QUADSPI_CCR_FMODE_Pos (26U)
9085 #define QUADSPI_CCR_FMODE_Msk (0x3U << QUADSPI_CCR_FMODE_Pos) /*!< 0x0C000000 */
9086 #define QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk /*!< FMODE[1:0]: Functional Mode */
9087 #define QUADSPI_CCR_FMODE_0 (0x1U << QUADSPI_CCR_FMODE_Pos) /*!< 0x04000000 */
9088 #define QUADSPI_CCR_FMODE_1 (0x2U << QUADSPI_CCR_FMODE_Pos) /*!< 0x08000000 */
9089 #define QUADSPI_CCR_SIOO_Pos (28U)
9090 #define QUADSPI_CCR_SIOO_Msk (0x1U << QUADSPI_CCR_SIOO_Pos) /*!< 0x10000000 */
9091 #define QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk /*!< SIOO: Send Instruction Only Once Mode */
9092 #define QUADSPI_CCR_DHHC_Pos (30U)
9093 #define QUADSPI_CCR_DHHC_Msk (0x1U << QUADSPI_CCR_DHHC_Pos) /*!< 0x40000000 */
9094 #define QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk /*!< DHHC: Delay Half Hclk Cycle */
9095 #define QUADSPI_CCR_DDRM_Pos (31U)
9096 #define QUADSPI_CCR_DDRM_Msk (0x1U << QUADSPI_CCR_DDRM_Pos) /*!< 0x80000000 */
9097 #define QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk /*!< DDRM: Double Data Rate Mode */
9098 /****************** Bit definition for QUADSPI_AR register *******************/
9099 #define QUADSPI_AR_ADDRESS_Pos (0U)
9100 #define QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFU << QUADSPI_AR_ADDRESS_Pos) /*!< 0xFFFFFFFF */
9101 #define QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk /*!< ADDRESS[31:0]: Address */
9102
9103 /****************** Bit definition for QUADSPI_ABR register ******************/
9104 #define QUADSPI_ABR_ALTERNATE_Pos (0U)
9105 #define QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFU << QUADSPI_ABR_ALTERNATE_Pos) /*!< 0xFFFFFFFF */
9106 #define QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk /*!< ALTERNATE[31:0]: Alternate Bytes */
9107
9108 /****************** Bit definition for QUADSPI_DR register *******************/
9109 #define QUADSPI_DR_DATA_Pos (0U)
9110 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFU << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
9111 #define QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk /*!< DATA[31:0]: Data */
9112
9113 /****************** Bit definition for QUADSPI_PSMKR register ****************/
9114 #define QUADSPI_PSMKR_MASK_Pos (0U)
9115 #define QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFU << QUADSPI_PSMKR_MASK_Pos) /*!< 0xFFFFFFFF */
9116 #define QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk /*!< MASK[31:0]: Status Mask */
9117
9118 /****************** Bit definition for QUADSPI_PSMAR register ****************/
9119 #define QUADSPI_PSMAR_MATCH_Pos (0U)
9120 #define QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFU << QUADSPI_PSMAR_MATCH_Pos) /*!< 0xFFFFFFFF */
9121 #define QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk /*!< MATCH[31:0]: Status Match */
9122
9123 /****************** Bit definition for QUADSPI_PIR register *****************/
9124 #define QUADSPI_PIR_INTERVAL_Pos (0U)
9125 #define QUADSPI_PIR_INTERVAL_Msk (0xFFFFU << QUADSPI_PIR_INTERVAL_Pos) /*!< 0x0000FFFF */
9126 #define QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk /*!< INTERVAL[15:0]: Polling Interval */
9127
9128 /****************** Bit definition for QUADSPI_LPTR register *****************/
9129 #define QUADSPI_LPTR_TIMEOUT_Pos (0U)
9130 #define QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFU << QUADSPI_LPTR_TIMEOUT_Pos) /*!< 0x0000FFFF */
9131 #define QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk /*!< TIMEOUT[15:0]: Timeout period */
9132
9133 /******************************************************************************/
9134 /* */
9135 /* Reset and Clock Control */
9136 /* */
9137 /******************************************************************************/
9138 /******************** Bit definition for RCC_CR register ********************/
9139 #define RCC_CR_HSION_Pos (0U)
9140 #define RCC_CR_HSION_Msk (0x1U << RCC_CR_HSION_Pos) /*!< 0x00000001 */
9141 #define RCC_CR_HSION RCC_CR_HSION_Msk
9142 #define RCC_CR_HSIRDY_Pos (1U)
9143 #define RCC_CR_HSIRDY_Msk (0x1U << RCC_CR_HSIRDY_Pos) /*!< 0x00000002 */
9144 #define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk
9145
9146 #define RCC_CR_HSITRIM_Pos (3U)
9147 #define RCC_CR_HSITRIM_Msk (0x1FU << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
9148 #define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk
9149 #define RCC_CR_HSITRIM_0 (0x01U << RCC_CR_HSITRIM_Pos) /*!< 0x00000008 */
9150 #define RCC_CR_HSITRIM_1 (0x02U << RCC_CR_HSITRIM_Pos) /*!< 0x00000010 */
9151 #define RCC_CR_HSITRIM_2 (0x04U << RCC_CR_HSITRIM_Pos) /*!< 0x00000020 */
9152 #define RCC_CR_HSITRIM_3 (0x08U << RCC_CR_HSITRIM_Pos) /*!< 0x00000040 */
9153 #define RCC_CR_HSITRIM_4 (0x10U << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
9154
9155 #define RCC_CR_HSICAL_Pos (8U)
9156 #define RCC_CR_HSICAL_Msk (0xFFU << RCC_CR_HSICAL_Pos) /*!< 0x0000FF00 */
9157 #define RCC_CR_HSICAL RCC_CR_HSICAL_Msk
9158 #define RCC_CR_HSICAL_0 (0x01U << RCC_CR_HSICAL_Pos) /*!< 0x00000100 */
9159 #define RCC_CR_HSICAL_1 (0x02U << RCC_CR_HSICAL_Pos) /*!< 0x00000200 */
9160 #define RCC_CR_HSICAL_2 (0x04U << RCC_CR_HSICAL_Pos) /*!< 0x00000400 */
9161 #define RCC_CR_HSICAL_3 (0x08U << RCC_CR_HSICAL_Pos) /*!< 0x00000800 */
9162 #define RCC_CR_HSICAL_4 (0x10U << RCC_CR_HSICAL_Pos) /*!< 0x00001000 */
9163 #define RCC_CR_HSICAL_5 (0x20U << RCC_CR_HSICAL_Pos) /*!< 0x00002000 */
9164 #define RCC_CR_HSICAL_6 (0x40U << RCC_CR_HSICAL_Pos) /*!< 0x00004000 */
9165 #define RCC_CR_HSICAL_7 (0x80U << RCC_CR_HSICAL_Pos) /*!< 0x00008000 */
9166
9167 #define RCC_CR_HSEON_Pos (16U)
9168 #define RCC_CR_HSEON_Msk (0x1U << RCC_CR_HSEON_Pos) /*!< 0x00010000 */
9169 #define RCC_CR_HSEON RCC_CR_HSEON_Msk
9170 #define RCC_CR_HSERDY_Pos (17U)
9171 #define RCC_CR_HSERDY_Msk (0x1U << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */
9172 #define RCC_CR_HSERDY RCC_CR_HSERDY_Msk
9173 #define RCC_CR_HSEBYP_Pos (18U)
9174 #define RCC_CR_HSEBYP_Msk (0x1U << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */
9175 #define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk
9176 #define RCC_CR_CSSON_Pos (19U)
9177 #define RCC_CR_CSSON_Msk (0x1U << RCC_CR_CSSON_Pos) /*!< 0x00080000 */
9178 #define RCC_CR_CSSON RCC_CR_CSSON_Msk
9179 #define RCC_CR_PLLON_Pos (24U)
9180 #define RCC_CR_PLLON_Msk (0x1U << RCC_CR_PLLON_Pos) /*!< 0x01000000 */
9181 #define RCC_CR_PLLON RCC_CR_PLLON_Msk
9182 #define RCC_CR_PLLRDY_Pos (25U)
9183 #define RCC_CR_PLLRDY_Msk (0x1U << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */
9184 #define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk
9185 /*
9186 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
9187 */
9188 #define RCC_PLLI2S_SUPPORT /*!< Support PLLI2S oscillator */
9189
9190 #define RCC_CR_PLLI2SON_Pos (26U)
9191 #define RCC_CR_PLLI2SON_Msk (0x1U << RCC_CR_PLLI2SON_Pos) /*!< 0x04000000 */
9192 #define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk
9193 #define RCC_CR_PLLI2SRDY_Pos (27U)
9194 #define RCC_CR_PLLI2SRDY_Msk (0x1U << RCC_CR_PLLI2SRDY_Pos) /*!< 0x08000000 */
9195 #define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk
9196
9197 /******************** Bit definition for RCC_PLLCFGR register ***************/
9198 #define RCC_PLLCFGR_PLLM_Pos (0U)
9199 #define RCC_PLLCFGR_PLLM_Msk (0x3FU << RCC_PLLCFGR_PLLM_Pos) /*!< 0x0000003F */
9200 #define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk
9201 #define RCC_PLLCFGR_PLLM_0 (0x01U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000001 */
9202 #define RCC_PLLCFGR_PLLM_1 (0x02U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000002 */
9203 #define RCC_PLLCFGR_PLLM_2 (0x04U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000004 */
9204 #define RCC_PLLCFGR_PLLM_3 (0x08U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000008 */
9205 #define RCC_PLLCFGR_PLLM_4 (0x10U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000010 */
9206 #define RCC_PLLCFGR_PLLM_5 (0x20U << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000020 */
9207
9208 #define RCC_PLLCFGR_PLLN_Pos (6U)
9209 #define RCC_PLLCFGR_PLLN_Msk (0x1FFU << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00007FC0 */
9210 #define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk
9211 #define RCC_PLLCFGR_PLLN_0 (0x001U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000040 */
9212 #define RCC_PLLCFGR_PLLN_1 (0x002U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000080 */
9213 #define RCC_PLLCFGR_PLLN_2 (0x004U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000100 */
9214 #define RCC_PLLCFGR_PLLN_3 (0x008U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000200 */
9215 #define RCC_PLLCFGR_PLLN_4 (0x010U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000400 */
9216 #define RCC_PLLCFGR_PLLN_5 (0x020U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000800 */
9217 #define RCC_PLLCFGR_PLLN_6 (0x040U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00001000 */
9218 #define RCC_PLLCFGR_PLLN_7 (0x080U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00002000 */
9219 #define RCC_PLLCFGR_PLLN_8 (0x100U << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00004000 */
9220
9221 #define RCC_PLLCFGR_PLLP_Pos (16U)
9222 #define RCC_PLLCFGR_PLLP_Msk (0x3U << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
9223 #define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk
9224 #define RCC_PLLCFGR_PLLP_0 (0x1U << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
9225 #define RCC_PLLCFGR_PLLP_1 (0x2U << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00020000 */
9226
9227 #define RCC_PLLCFGR_PLLSRC_Pos (22U)
9228 #define RCC_PLLCFGR_PLLSRC_Msk (0x1U << RCC_PLLCFGR_PLLSRC_Pos) /*!< 0x00400000 */
9229 #define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk
9230 #define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U)
9231 #define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1U << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00400000 */
9232 #define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk
9233 #define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U
9234
9235 #define RCC_PLLCFGR_PLLQ_Pos (24U)
9236 #define RCC_PLLCFGR_PLLQ_Msk (0xFU << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x0F000000 */
9237 #define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk
9238 #define RCC_PLLCFGR_PLLQ_0 (0x1U << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x01000000 */
9239 #define RCC_PLLCFGR_PLLQ_1 (0x2U << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x02000000 */
9240 #define RCC_PLLCFGR_PLLQ_2 (0x4U << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x04000000 */
9241 #define RCC_PLLCFGR_PLLQ_3 (0x8U << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x08000000 */
9242 /*
9243 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
9244 */
9245 #define RCC_PLLR_I2S_CLKSOURCE_SUPPORT /*!< Support PLLR clock as I2S clock source */
9246
9247 #define RCC_PLLCFGR_PLLR_Pos (28U)
9248 #define RCC_PLLCFGR_PLLR_Msk (0x7U << RCC_PLLCFGR_PLLR_Pos) /*!< 0x70000000 */
9249 #define RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk
9250 #define RCC_PLLCFGR_PLLR_0 (0x1U << RCC_PLLCFGR_PLLR_Pos) /*!< 0x10000000 */
9251 #define RCC_PLLCFGR_PLLR_1 (0x2U << RCC_PLLCFGR_PLLR_Pos) /*!< 0x20000000 */
9252 #define RCC_PLLCFGR_PLLR_2 (0x4U << RCC_PLLCFGR_PLLR_Pos) /*!< 0x40000000 */
9253
9254 /******************** Bit definition for RCC_CFGR register ******************/
9255 /*!< SW configuration */
9256 #define RCC_CFGR_SW_Pos (0U)
9257 #define RCC_CFGR_SW_Msk (0x3U << RCC_CFGR_SW_Pos) /*!< 0x00000003 */
9258 #define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */
9259 #define RCC_CFGR_SW_0 (0x1U << RCC_CFGR_SW_Pos) /*!< 0x00000001 */
9260 #define RCC_CFGR_SW_1 (0x2U << RCC_CFGR_SW_Pos) /*!< 0x00000002 */
9261
9262 #define RCC_CFGR_SW_HSI 0x00000000U /*!< HSI selected as system clock */
9263 #define RCC_CFGR_SW_HSE 0x00000001U /*!< HSE selected as system clock */
9264 #define RCC_CFGR_SW_PLL 0x00000002U /*!< PLL selected as system clock */
9265
9266 /*!< SWS configuration */
9267 #define RCC_CFGR_SWS_Pos (2U)
9268 #define RCC_CFGR_SWS_Msk (0x3U << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */
9269 #define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */
9270 #define RCC_CFGR_SWS_0 (0x1U << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */
9271 #define RCC_CFGR_SWS_1 (0x2U << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */
9272
9273 #define RCC_CFGR_SWS_HSI 0x00000000U /*!< HSI oscillator used as system clock */
9274 #define RCC_CFGR_SWS_HSE 0x00000004U /*!< HSE oscillator used as system clock */
9275 #define RCC_CFGR_SWS_PLL 0x00000008U /*!< PLL used as system clock */
9276
9277 /*!< HPRE configuration */
9278 #define RCC_CFGR_HPRE_Pos (4U)
9279 #define RCC_CFGR_HPRE_Msk (0xFU << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */
9280 #define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */
9281 #define RCC_CFGR_HPRE_0 (0x1U << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */
9282 #define RCC_CFGR_HPRE_1 (0x2U << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */
9283 #define RCC_CFGR_HPRE_2 (0x4U << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */
9284 #define RCC_CFGR_HPRE_3 (0x8U << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */
9285
9286 #define RCC_CFGR_HPRE_DIV1 0x00000000U /*!< SYSCLK not divided */
9287 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided by 2 */
9288 #define RCC_CFGR_HPRE_DIV4 0x00000090U /*!< SYSCLK divided by 4 */
9289 #define RCC_CFGR_HPRE_DIV8 0x000000A0U /*!< SYSCLK divided by 8 */
9290 #define RCC_CFGR_HPRE_DIV16 0x000000B0U /*!< SYSCLK divided by 16 */
9291 #define RCC_CFGR_HPRE_DIV64 0x000000C0U /*!< SYSCLK divided by 64 */
9292 #define RCC_CFGR_HPRE_DIV128 0x000000D0U /*!< SYSCLK divided by 128 */
9293 #define RCC_CFGR_HPRE_DIV256 0x000000E0U /*!< SYSCLK divided by 256 */
9294 #define RCC_CFGR_HPRE_DIV512 0x000000F0U /*!< SYSCLK divided by 512 */
9295
9296 /*!< PPRE1 configuration */
9297 #define RCC_CFGR_PPRE1_Pos (10U)
9298 #define RCC_CFGR_PPRE1_Msk (0x7U << RCC_CFGR_PPRE1_Pos) /*!< 0x00001C00 */
9299 #define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */
9300 #define RCC_CFGR_PPRE1_0 (0x1U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */
9301 #define RCC_CFGR_PPRE1_1 (0x2U << RCC_CFGR_PPRE1_Pos) /*!< 0x00000800 */
9302 #define RCC_CFGR_PPRE1_2 (0x4U << RCC_CFGR_PPRE1_Pos) /*!< 0x00001000 */
9303
9304 #define RCC_CFGR_PPRE1_DIV1 0x00000000U /*!< HCLK not divided */
9305 #define RCC_CFGR_PPRE1_DIV2 0x00001000U /*!< HCLK divided by 2 */
9306 #define RCC_CFGR_PPRE1_DIV4 0x00001400U /*!< HCLK divided by 4 */
9307 #define RCC_CFGR_PPRE1_DIV8 0x00001800U /*!< HCLK divided by 8 */
9308 #define RCC_CFGR_PPRE1_DIV16 0x00001C00U /*!< HCLK divided by 16 */
9309
9310 /*!< PPRE2 configuration */
9311 #define RCC_CFGR_PPRE2_Pos (13U)
9312 #define RCC_CFGR_PPRE2_Msk (0x7U << RCC_CFGR_PPRE2_Pos) /*!< 0x0000E000 */
9313 #define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */
9314 #define RCC_CFGR_PPRE2_0 (0x1U << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */
9315 #define RCC_CFGR_PPRE2_1 (0x2U << RCC_CFGR_PPRE2_Pos) /*!< 0x00004000 */
9316 #define RCC_CFGR_PPRE2_2 (0x4U << RCC_CFGR_PPRE2_Pos) /*!< 0x00008000 */
9317
9318 #define RCC_CFGR_PPRE2_DIV1 0x00000000U /*!< HCLK not divided */
9319 #define RCC_CFGR_PPRE2_DIV2 0x00008000U /*!< HCLK divided by 2 */
9320 #define RCC_CFGR_PPRE2_DIV4 0x0000A000U /*!< HCLK divided by 4 */
9321 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by 8 */
9322 #define RCC_CFGR_PPRE2_DIV16 0x0000E000U /*!< HCLK divided by 16 */
9323
9324 /*!< RTCPRE configuration */
9325 #define RCC_CFGR_RTCPRE_Pos (16U)
9326 #define RCC_CFGR_RTCPRE_Msk (0x1FU << RCC_CFGR_RTCPRE_Pos) /*!< 0x001F0000 */
9327 #define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk
9328 #define RCC_CFGR_RTCPRE_0 (0x01U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00010000 */
9329 #define RCC_CFGR_RTCPRE_1 (0x02U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00020000 */
9330 #define RCC_CFGR_RTCPRE_2 (0x04U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00040000 */
9331 #define RCC_CFGR_RTCPRE_3 (0x08U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00080000 */
9332 #define RCC_CFGR_RTCPRE_4 (0x10U << RCC_CFGR_RTCPRE_Pos) /*!< 0x00100000 */
9333
9334 /*!< MCO1 configuration */
9335 #define RCC_CFGR_MCO1_Pos (21U)
9336 #define RCC_CFGR_MCO1_Msk (0x3U << RCC_CFGR_MCO1_Pos) /*!< 0x00600000 */
9337 #define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk
9338 #define RCC_CFGR_MCO1_0 (0x1U << RCC_CFGR_MCO1_Pos) /*!< 0x00200000 */
9339 #define RCC_CFGR_MCO1_1 (0x2U << RCC_CFGR_MCO1_Pos) /*!< 0x00400000 */
9340
9341
9342 #define RCC_CFGR_MCO1PRE_Pos (24U)
9343 #define RCC_CFGR_MCO1PRE_Msk (0x7U << RCC_CFGR_MCO1PRE_Pos) /*!< 0x07000000 */
9344 #define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk
9345 #define RCC_CFGR_MCO1PRE_0 (0x1U << RCC_CFGR_MCO1PRE_Pos) /*!< 0x01000000 */
9346 #define RCC_CFGR_MCO1PRE_1 (0x2U << RCC_CFGR_MCO1PRE_Pos) /*!< 0x02000000 */
9347 #define RCC_CFGR_MCO1PRE_2 (0x4U << RCC_CFGR_MCO1PRE_Pos) /*!< 0x04000000 */
9348
9349 #define RCC_CFGR_MCO2PRE_Pos (27U)
9350 #define RCC_CFGR_MCO2PRE_Msk (0x7U << RCC_CFGR_MCO2PRE_Pos) /*!< 0x38000000 */
9351 #define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk
9352 #define RCC_CFGR_MCO2PRE_0 (0x1U << RCC_CFGR_MCO2PRE_Pos) /*!< 0x08000000 */
9353 #define RCC_CFGR_MCO2PRE_1 (0x2U << RCC_CFGR_MCO2PRE_Pos) /*!< 0x10000000 */
9354 #define RCC_CFGR_MCO2PRE_2 (0x4U << RCC_CFGR_MCO2PRE_Pos) /*!< 0x20000000 */
9355
9356 #define RCC_CFGR_MCO2_Pos (30U)
9357 #define RCC_CFGR_MCO2_Msk (0x3U << RCC_CFGR_MCO2_Pos) /*!< 0xC0000000 */
9358 #define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk
9359 #define RCC_CFGR_MCO2_0 (0x1U << RCC_CFGR_MCO2_Pos) /*!< 0x40000000 */
9360 #define RCC_CFGR_MCO2_1 (0x2U << RCC_CFGR_MCO2_Pos) /*!< 0x80000000 */
9361
9362 /******************** Bit definition for RCC_CIR register *******************/
9363 #define RCC_CIR_LSIRDYF_Pos (0U)
9364 #define RCC_CIR_LSIRDYF_Msk (0x1U << RCC_CIR_LSIRDYF_Pos) /*!< 0x00000001 */
9365 #define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk
9366 #define RCC_CIR_LSERDYF_Pos (1U)
9367 #define RCC_CIR_LSERDYF_Msk (0x1U << RCC_CIR_LSERDYF_Pos) /*!< 0x00000002 */
9368 #define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk
9369 #define RCC_CIR_HSIRDYF_Pos (2U)
9370 #define RCC_CIR_HSIRDYF_Msk (0x1U << RCC_CIR_HSIRDYF_Pos) /*!< 0x00000004 */
9371 #define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk
9372 #define RCC_CIR_HSERDYF_Pos (3U)
9373 #define RCC_CIR_HSERDYF_Msk (0x1U << RCC_CIR_HSERDYF_Pos) /*!< 0x00000008 */
9374 #define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk
9375 #define RCC_CIR_PLLRDYF_Pos (4U)
9376 #define RCC_CIR_PLLRDYF_Msk (0x1U << RCC_CIR_PLLRDYF_Pos) /*!< 0x00000010 */
9377 #define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk
9378 #define RCC_CIR_PLLI2SRDYF_Pos (5U)
9379 #define RCC_CIR_PLLI2SRDYF_Msk (0x1U << RCC_CIR_PLLI2SRDYF_Pos) /*!< 0x00000020 */
9380 #define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk
9381
9382 #define RCC_CIR_CSSF_Pos (7U)
9383 #define RCC_CIR_CSSF_Msk (0x1U << RCC_CIR_CSSF_Pos) /*!< 0x00000080 */
9384 #define RCC_CIR_CSSF RCC_CIR_CSSF_Msk
9385 #define RCC_CIR_LSIRDYIE_Pos (8U)
9386 #define RCC_CIR_LSIRDYIE_Msk (0x1U << RCC_CIR_LSIRDYIE_Pos) /*!< 0x00000100 */
9387 #define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk
9388 #define RCC_CIR_LSERDYIE_Pos (9U)
9389 #define RCC_CIR_LSERDYIE_Msk (0x1U << RCC_CIR_LSERDYIE_Pos) /*!< 0x00000200 */
9390 #define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk
9391 #define RCC_CIR_HSIRDYIE_Pos (10U)
9392 #define RCC_CIR_HSIRDYIE_Msk (0x1U << RCC_CIR_HSIRDYIE_Pos) /*!< 0x00000400 */
9393 #define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk
9394 #define RCC_CIR_HSERDYIE_Pos (11U)
9395 #define RCC_CIR_HSERDYIE_Msk (0x1U << RCC_CIR_HSERDYIE_Pos) /*!< 0x00000800 */
9396 #define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk
9397 #define RCC_CIR_PLLRDYIE_Pos (12U)
9398 #define RCC_CIR_PLLRDYIE_Msk (0x1U << RCC_CIR_PLLRDYIE_Pos) /*!< 0x00001000 */
9399 #define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk
9400 #define RCC_CIR_PLLI2SRDYIE_Pos (13U)
9401 #define RCC_CIR_PLLI2SRDYIE_Msk (0x1U << RCC_CIR_PLLI2SRDYIE_Pos) /*!< 0x00002000 */
9402 #define RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk
9403
9404 #define RCC_CIR_LSIRDYC_Pos (16U)
9405 #define RCC_CIR_LSIRDYC_Msk (0x1U << RCC_CIR_LSIRDYC_Pos) /*!< 0x00010000 */
9406 #define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk
9407 #define RCC_CIR_LSERDYC_Pos (17U)
9408 #define RCC_CIR_LSERDYC_Msk (0x1U << RCC_CIR_LSERDYC_Pos) /*!< 0x00020000 */
9409 #define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk
9410 #define RCC_CIR_HSIRDYC_Pos (18U)
9411 #define RCC_CIR_HSIRDYC_Msk (0x1U << RCC_CIR_HSIRDYC_Pos) /*!< 0x00040000 */
9412 #define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk
9413 #define RCC_CIR_HSERDYC_Pos (19U)
9414 #define RCC_CIR_HSERDYC_Msk (0x1U << RCC_CIR_HSERDYC_Pos) /*!< 0x00080000 */
9415 #define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk
9416 #define RCC_CIR_PLLRDYC_Pos (20U)
9417 #define RCC_CIR_PLLRDYC_Msk (0x1U << RCC_CIR_PLLRDYC_Pos) /*!< 0x00100000 */
9418 #define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk
9419 #define RCC_CIR_PLLI2SRDYC_Pos (21U)
9420 #define RCC_CIR_PLLI2SRDYC_Msk (0x1U << RCC_CIR_PLLI2SRDYC_Pos) /*!< 0x00200000 */
9421 #define RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk
9422
9423 #define RCC_CIR_CSSC_Pos (23U)
9424 #define RCC_CIR_CSSC_Msk (0x1U << RCC_CIR_CSSC_Pos) /*!< 0x00800000 */
9425 #define RCC_CIR_CSSC RCC_CIR_CSSC_Msk
9426
9427 /******************** Bit definition for RCC_AHB1RSTR register **************/
9428 #define RCC_AHB1RSTR_GPIOARST_Pos (0U)
9429 #define RCC_AHB1RSTR_GPIOARST_Msk (0x1U << RCC_AHB1RSTR_GPIOARST_Pos) /*!< 0x00000001 */
9430 #define RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk
9431 #define RCC_AHB1RSTR_GPIOBRST_Pos (1U)
9432 #define RCC_AHB1RSTR_GPIOBRST_Msk (0x1U << RCC_AHB1RSTR_GPIOBRST_Pos) /*!< 0x00000002 */
9433 #define RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk
9434 #define RCC_AHB1RSTR_GPIOCRST_Pos (2U)
9435 #define RCC_AHB1RSTR_GPIOCRST_Msk (0x1U << RCC_AHB1RSTR_GPIOCRST_Pos) /*!< 0x00000004 */
9436 #define RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk
9437 #define RCC_AHB1RSTR_GPIODRST_Pos (3U)
9438 #define RCC_AHB1RSTR_GPIODRST_Msk (0x1U << RCC_AHB1RSTR_GPIODRST_Pos) /*!< 0x00000008 */
9439 #define RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk
9440 #define RCC_AHB1RSTR_GPIOERST_Pos (4U)
9441 #define RCC_AHB1RSTR_GPIOERST_Msk (0x1U << RCC_AHB1RSTR_GPIOERST_Pos) /*!< 0x00000010 */
9442 #define RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk
9443 #define RCC_AHB1RSTR_GPIOFRST_Pos (5U)
9444 #define RCC_AHB1RSTR_GPIOFRST_Msk (0x1U << RCC_AHB1RSTR_GPIOFRST_Pos) /*!< 0x00000020 */
9445 #define RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk
9446 #define RCC_AHB1RSTR_GPIOGRST_Pos (6U)
9447 #define RCC_AHB1RSTR_GPIOGRST_Msk (0x1U << RCC_AHB1RSTR_GPIOGRST_Pos) /*!< 0x00000040 */
9448 #define RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk
9449 #define RCC_AHB1RSTR_GPIOHRST_Pos (7U)
9450 #define RCC_AHB1RSTR_GPIOHRST_Msk (0x1U << RCC_AHB1RSTR_GPIOHRST_Pos) /*!< 0x00000080 */
9451 #define RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk
9452 #define RCC_AHB1RSTR_CRCRST_Pos (12U)
9453 #define RCC_AHB1RSTR_CRCRST_Msk (0x1U << RCC_AHB1RSTR_CRCRST_Pos) /*!< 0x00001000 */
9454 #define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk
9455 #define RCC_AHB1RSTR_DMA1RST_Pos (21U)
9456 #define RCC_AHB1RSTR_DMA1RST_Msk (0x1U << RCC_AHB1RSTR_DMA1RST_Pos) /*!< 0x00200000 */
9457 #define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk
9458 #define RCC_AHB1RSTR_DMA2RST_Pos (22U)
9459 #define RCC_AHB1RSTR_DMA2RST_Msk (0x1U << RCC_AHB1RSTR_DMA2RST_Pos) /*!< 0x00400000 */
9460 #define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk
9461
9462 /******************** Bit definition for RCC_AHB2RSTR register **************/
9463 #define RCC_AHB2RSTR_RNGRST_Pos (6U)
9464 #define RCC_AHB2RSTR_RNGRST_Msk (0x1U << RCC_AHB2RSTR_RNGRST_Pos) /*!< 0x00000040 */
9465 #define RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk
9466 #define RCC_AHB2RSTR_OTGFSRST_Pos (7U)
9467 #define RCC_AHB2RSTR_OTGFSRST_Msk (0x1U << RCC_AHB2RSTR_OTGFSRST_Pos) /*!< 0x00000080 */
9468 #define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk
9469 /******************** Bit definition for RCC_AHB3RSTR register **************/
9470 #define RCC_AHB3RSTR_FSMCRST_Pos (0U)
9471 #define RCC_AHB3RSTR_FSMCRST_Msk (0x1U << RCC_AHB3RSTR_FSMCRST_Pos) /*!< 0x00000001 */
9472 #define RCC_AHB3RSTR_FSMCRST RCC_AHB3RSTR_FSMCRST_Msk
9473 #define RCC_AHB3RSTR_QSPIRST_Pos (1U)
9474 #define RCC_AHB3RSTR_QSPIRST_Msk (0x1U << RCC_AHB3RSTR_QSPIRST_Pos) /*!< 0x00000002 */
9475 #define RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk
9476
9477
9478 /******************** Bit definition for RCC_APB1RSTR register **************/
9479 #define RCC_APB1RSTR_TIM2RST_Pos (0U)
9480 #define RCC_APB1RSTR_TIM2RST_Msk (0x1U << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */
9481 #define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk
9482 #define RCC_APB1RSTR_TIM3RST_Pos (1U)
9483 #define RCC_APB1RSTR_TIM3RST_Msk (0x1U << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */
9484 #define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk
9485 #define RCC_APB1RSTR_TIM4RST_Pos (2U)
9486 #define RCC_APB1RSTR_TIM4RST_Msk (0x1U << RCC_APB1RSTR_TIM4RST_Pos) /*!< 0x00000004 */
9487 #define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk
9488 #define RCC_APB1RSTR_TIM5RST_Pos (3U)
9489 #define RCC_APB1RSTR_TIM5RST_Msk (0x1U << RCC_APB1RSTR_TIM5RST_Pos) /*!< 0x00000008 */
9490 #define RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk
9491 #define RCC_APB1RSTR_TIM6RST_Pos (4U)
9492 #define RCC_APB1RSTR_TIM6RST_Msk (0x1U << RCC_APB1RSTR_TIM6RST_Pos) /*!< 0x00000010 */
9493 #define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk
9494 #define RCC_APB1RSTR_TIM7RST_Pos (5U)
9495 #define RCC_APB1RSTR_TIM7RST_Msk (0x1U << RCC_APB1RSTR_TIM7RST_Pos) /*!< 0x00000020 */
9496 #define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk
9497 #define RCC_APB1RSTR_TIM12RST_Pos (6U)
9498 #define RCC_APB1RSTR_TIM12RST_Msk (0x1U << RCC_APB1RSTR_TIM12RST_Pos) /*!< 0x00000040 */
9499 #define RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk
9500 #define RCC_APB1RSTR_TIM13RST_Pos (7U)
9501 #define RCC_APB1RSTR_TIM13RST_Msk (0x1U << RCC_APB1RSTR_TIM13RST_Pos) /*!< 0x00000080 */
9502 #define RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk
9503 #define RCC_APB1RSTR_TIM14RST_Pos (8U)
9504 #define RCC_APB1RSTR_TIM14RST_Msk (0x1U << RCC_APB1RSTR_TIM14RST_Pos) /*!< 0x00000100 */
9505 #define RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk
9506 #define RCC_APB1RSTR_LPTIM1RST_Pos (9U)
9507 #define RCC_APB1RSTR_LPTIM1RST_Msk (0x1U << RCC_APB1RSTR_LPTIM1RST_Pos) /*!< 0x00000200 */
9508 #define RCC_APB1RSTR_LPTIM1RST RCC_APB1RSTR_LPTIM1RST_Msk
9509 #define RCC_APB1RSTR_WWDGRST_Pos (11U)
9510 #define RCC_APB1RSTR_WWDGRST_Msk (0x1U << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */
9511 #define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk
9512 #define RCC_APB1RSTR_SPI2RST_Pos (14U)
9513 #define RCC_APB1RSTR_SPI2RST_Msk (0x1U << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */
9514 #define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk
9515 #define RCC_APB1RSTR_SPI3RST_Pos (15U)
9516 #define RCC_APB1RSTR_SPI3RST_Msk (0x1U << RCC_APB1RSTR_SPI3RST_Pos) /*!< 0x00008000 */
9517 #define RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk
9518 #define RCC_APB1RSTR_USART2RST_Pos (17U)
9519 #define RCC_APB1RSTR_USART2RST_Msk (0x1U << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */
9520 #define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk
9521 #define RCC_APB1RSTR_USART3RST_Pos (18U)
9522 #define RCC_APB1RSTR_USART3RST_Msk (0x1U << RCC_APB1RSTR_USART3RST_Pos) /*!< 0x00040000 */
9523 #define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk
9524 #define RCC_APB1RSTR_UART4RST_Pos (19U)
9525 #define RCC_APB1RSTR_UART4RST_Msk (0x1U << RCC_APB1RSTR_UART4RST_Pos) /*!< 0x00080000 */
9526 #define RCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk
9527 #define RCC_APB1RSTR_UART5RST_Pos (20U)
9528 #define RCC_APB1RSTR_UART5RST_Msk (0x1U << RCC_APB1RSTR_UART5RST_Pos) /*!< 0x00100000 */
9529 #define RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk
9530 #define RCC_APB1RSTR_I2C1RST_Pos (21U)
9531 #define RCC_APB1RSTR_I2C1RST_Msk (0x1U << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */
9532 #define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk
9533 #define RCC_APB1RSTR_I2C2RST_Pos (22U)
9534 #define RCC_APB1RSTR_I2C2RST_Msk (0x1U << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */
9535 #define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk
9536 #define RCC_APB1RSTR_I2C3RST_Pos (23U)
9537 #define RCC_APB1RSTR_I2C3RST_Msk (0x1U << RCC_APB1RSTR_I2C3RST_Pos) /*!< 0x00800000 */
9538 #define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk
9539 #define RCC_APB1RSTR_FMPI2C1RST_Pos (24U)
9540 #define RCC_APB1RSTR_FMPI2C1RST_Msk (0x1U << RCC_APB1RSTR_FMPI2C1RST_Pos) /*!< 0x01000000 */
9541 #define RCC_APB1RSTR_FMPI2C1RST RCC_APB1RSTR_FMPI2C1RST_Msk
9542 #define RCC_APB1RSTR_CAN1RST_Pos (25U)
9543 #define RCC_APB1RSTR_CAN1RST_Msk (0x1U << RCC_APB1RSTR_CAN1RST_Pos) /*!< 0x02000000 */
9544 #define RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk
9545 #define RCC_APB1RSTR_CAN2RST_Pos (26U)
9546 #define RCC_APB1RSTR_CAN2RST_Msk (0x1U << RCC_APB1RSTR_CAN2RST_Pos) /*!< 0x04000000 */
9547 #define RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk
9548 #define RCC_APB1RSTR_CAN3RST_Pos (27U)
9549 #define RCC_APB1RSTR_CAN3RST_Msk (0x1U << RCC_APB1RSTR_CAN3RST_Pos) /*!< 0x08000000 */
9550 #define RCC_APB1RSTR_CAN3RST RCC_APB1RSTR_CAN3RST_Msk
9551 #define RCC_APB1RSTR_PWRRST_Pos (28U)
9552 #define RCC_APB1RSTR_PWRRST_Msk (0x1U << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */
9553 #define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk
9554 #define RCC_APB1RSTR_DACRST_Pos (29U)
9555 #define RCC_APB1RSTR_DACRST_Msk (0x1U << RCC_APB1RSTR_DACRST_Pos) /*!< 0x20000000 */
9556 #define RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk
9557 #define RCC_APB1RSTR_UART7RST_Pos (30U)
9558 #define RCC_APB1RSTR_UART7RST_Msk (0x1U << RCC_APB1RSTR_UART7RST_Pos) /*!< 0x40000000 */
9559 #define RCC_APB1RSTR_UART7RST RCC_APB1RSTR_UART7RST_Msk
9560 #define RCC_APB1RSTR_UART8RST_Pos (31U)
9561 #define RCC_APB1RSTR_UART8RST_Msk (0x1U << RCC_APB1RSTR_UART8RST_Pos) /*!< 0x80000000 */
9562 #define RCC_APB1RSTR_UART8RST RCC_APB1RSTR_UART8RST_Msk
9563
9564 /******************** Bit definition for RCC_APB2RSTR register **************/
9565 #define RCC_APB2RSTR_TIM1RST_Pos (0U)
9566 #define RCC_APB2RSTR_TIM1RST_Msk (0x1U << RCC_APB2RSTR_TIM1RST_Pos) /*!< 0x00000001 */
9567 #define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk
9568 #define RCC_APB2RSTR_TIM8RST_Pos (1U)
9569 #define RCC_APB2RSTR_TIM8RST_Msk (0x1U << RCC_APB2RSTR_TIM8RST_Pos) /*!< 0x00000002 */
9570 #define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk
9571 #define RCC_APB2RSTR_USART1RST_Pos (4U)
9572 #define RCC_APB2RSTR_USART1RST_Msk (0x1U << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00000010 */
9573 #define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk
9574 #define RCC_APB2RSTR_USART6RST_Pos (5U)
9575 #define RCC_APB2RSTR_USART6RST_Msk (0x1U << RCC_APB2RSTR_USART6RST_Pos) /*!< 0x00000020 */
9576 #define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk
9577 #define RCC_APB2RSTR_UART9RST_Pos (6U)
9578 #define RCC_APB2RSTR_UART9RST_Msk (0x1U << RCC_APB2RSTR_UART9RST_Pos) /*!< 0x00000040 */
9579 #define RCC_APB2RSTR_UART9RST RCC_APB2RSTR_UART9RST_Msk
9580 #define RCC_APB2RSTR_UART10RST_Pos (7U)
9581 #define RCC_APB2RSTR_UART10RST_Msk (0x1U << RCC_APB2RSTR_UART10RST_Pos) /*!< 0x00000080 */
9582 #define RCC_APB2RSTR_UART10RST RCC_APB2RSTR_UART10RST_Msk
9583 #define RCC_APB2RSTR_ADCRST_Pos (8U)
9584 #define RCC_APB2RSTR_ADCRST_Msk (0x1U << RCC_APB2RSTR_ADCRST_Pos) /*!< 0x00000100 */
9585 #define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk
9586 #define RCC_APB2RSTR_SDIORST_Pos (11U)
9587 #define RCC_APB2RSTR_SDIORST_Msk (0x1U << RCC_APB2RSTR_SDIORST_Pos) /*!< 0x00000800 */
9588 #define RCC_APB2RSTR_SDIORST RCC_APB2RSTR_SDIORST_Msk
9589 #define RCC_APB2RSTR_SPI1RST_Pos (12U)
9590 #define RCC_APB2RSTR_SPI1RST_Msk (0x1U << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */
9591 #define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk
9592 #define RCC_APB2RSTR_SPI4RST_Pos (13U)
9593 #define RCC_APB2RSTR_SPI4RST_Msk (0x1U << RCC_APB2RSTR_SPI4RST_Pos) /*!< 0x00002000 */
9594 #define RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk
9595 #define RCC_APB2RSTR_SYSCFGRST_Pos (14U)
9596 #define RCC_APB2RSTR_SYSCFGRST_Msk (0x1U << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00004000 */
9597 #define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk
9598 #define RCC_APB2RSTR_TIM9RST_Pos (16U)
9599 #define RCC_APB2RSTR_TIM9RST_Msk (0x1U << RCC_APB2RSTR_TIM9RST_Pos) /*!< 0x00010000 */
9600 #define RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk
9601 #define RCC_APB2RSTR_TIM10RST_Pos (17U)
9602 #define RCC_APB2RSTR_TIM10RST_Msk (0x1U << RCC_APB2RSTR_TIM10RST_Pos) /*!< 0x00020000 */
9603 #define RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk
9604 #define RCC_APB2RSTR_TIM11RST_Pos (18U)
9605 #define RCC_APB2RSTR_TIM11RST_Msk (0x1U << RCC_APB2RSTR_TIM11RST_Pos) /*!< 0x00040000 */
9606 #define RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk
9607 #define RCC_APB2RSTR_SPI5RST_Pos (20U)
9608 #define RCC_APB2RSTR_SPI5RST_Msk (0x1U << RCC_APB2RSTR_SPI5RST_Pos) /*!< 0x00100000 */
9609 #define RCC_APB2RSTR_SPI5RST RCC_APB2RSTR_SPI5RST_Msk
9610 #define RCC_APB2RSTR_SAI1RST_Pos (22U)
9611 #define RCC_APB2RSTR_SAI1RST_Msk (0x1U << RCC_APB2RSTR_SAI1RST_Pos) /*!< 0x00400000 */
9612 #define RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk
9613 #define RCC_APB2RSTR_DFSDM1RST_Pos (24U)
9614 #define RCC_APB2RSTR_DFSDM1RST_Msk (0x1U << RCC_APB2RSTR_DFSDM1RST_Pos) /*!< 0x01000000 */
9615 #define RCC_APB2RSTR_DFSDM1RST RCC_APB2RSTR_DFSDM1RST_Msk
9616 #define RCC_APB2RSTR_DFSDM2RST_Pos (25U)
9617 #define RCC_APB2RSTR_DFSDM2RST_Msk (0x1U << RCC_APB2RSTR_DFSDM2RST_Pos) /*!< 0x02000000 */
9618 #define RCC_APB2RSTR_DFSDM2RST RCC_APB2RSTR_DFSDM2RST_Msk
9619
9620 /******************** Bit definition for RCC_AHB1ENR register ***************/
9621 #define RCC_AHB1ENR_GPIOAEN_Pos (0U)
9622 #define RCC_AHB1ENR_GPIOAEN_Msk (0x1U << RCC_AHB1ENR_GPIOAEN_Pos) /*!< 0x00000001 */
9623 #define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk
9624 #define RCC_AHB1ENR_GPIOBEN_Pos (1U)
9625 #define RCC_AHB1ENR_GPIOBEN_Msk (0x1U << RCC_AHB1ENR_GPIOBEN_Pos) /*!< 0x00000002 */
9626 #define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk
9627 #define RCC_AHB1ENR_GPIOCEN_Pos (2U)
9628 #define RCC_AHB1ENR_GPIOCEN_Msk (0x1U << RCC_AHB1ENR_GPIOCEN_Pos) /*!< 0x00000004 */
9629 #define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk
9630 #define RCC_AHB1ENR_GPIODEN_Pos (3U)
9631 #define RCC_AHB1ENR_GPIODEN_Msk (0x1U << RCC_AHB1ENR_GPIODEN_Pos) /*!< 0x00000008 */
9632 #define RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk
9633 #define RCC_AHB1ENR_GPIOEEN_Pos (4U)
9634 #define RCC_AHB1ENR_GPIOEEN_Msk (0x1U << RCC_AHB1ENR_GPIOEEN_Pos) /*!< 0x00000010 */
9635 #define RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk
9636 #define RCC_AHB1ENR_GPIOFEN_Pos (5U)
9637 #define RCC_AHB1ENR_GPIOFEN_Msk (0x1U << RCC_AHB1ENR_GPIOFEN_Pos) /*!< 0x00000020 */
9638 #define RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk
9639 #define RCC_AHB1ENR_GPIOGEN_Pos (6U)
9640 #define RCC_AHB1ENR_GPIOGEN_Msk (0x1U << RCC_AHB1ENR_GPIOGEN_Pos) /*!< 0x00000040 */
9641 #define RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk
9642 #define RCC_AHB1ENR_GPIOHEN_Pos (7U)
9643 #define RCC_AHB1ENR_GPIOHEN_Msk (0x1U << RCC_AHB1ENR_GPIOHEN_Pos) /*!< 0x00000080 */
9644 #define RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk
9645 #define RCC_AHB1ENR_CRCEN_Pos (12U)
9646 #define RCC_AHB1ENR_CRCEN_Msk (0x1U << RCC_AHB1ENR_CRCEN_Pos) /*!< 0x00001000 */
9647 #define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk
9648 #define RCC_AHB1ENR_DMA1EN_Pos (21U)
9649 #define RCC_AHB1ENR_DMA1EN_Msk (0x1U << RCC_AHB1ENR_DMA1EN_Pos) /*!< 0x00200000 */
9650 #define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk
9651 #define RCC_AHB1ENR_DMA2EN_Pos (22U)
9652 #define RCC_AHB1ENR_DMA2EN_Msk (0x1U << RCC_AHB1ENR_DMA2EN_Pos) /*!< 0x00400000 */
9653 #define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk
9654 /******************** Bit definition for RCC_AHB2ENR register ***************/
9655 /*
9656 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
9657 */
9658 #define RCC_AHB2_SUPPORT /*!< AHB2 Bus is supported */
9659
9660 #define RCC_AHB2ENR_RNGEN_Pos (6U)
9661 #define RCC_AHB2ENR_RNGEN_Msk (0x1U << RCC_AHB2ENR_RNGEN_Pos) /*!< 0x00000040 */
9662 #define RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk
9663 #define RCC_AHB2ENR_OTGFSEN_Pos (7U)
9664 #define RCC_AHB2ENR_OTGFSEN_Msk (0x1U << RCC_AHB2ENR_OTGFSEN_Pos) /*!< 0x00000080 */
9665 #define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk
9666
9667 /******************** Bit definition for RCC_AHB3ENR register ***************/
9668 /*
9669 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
9670 */
9671 #define RCC_AHB3_SUPPORT /*!< AHB3 Bus is supported */
9672
9673 #define RCC_AHB3ENR_FSMCEN_Pos (0U)
9674 #define RCC_AHB3ENR_FSMCEN_Msk (0x1U << RCC_AHB3ENR_FSMCEN_Pos) /*!< 0x00000001 */
9675 #define RCC_AHB3ENR_FSMCEN RCC_AHB3ENR_FSMCEN_Msk
9676 #define RCC_AHB3ENR_QSPIEN_Pos (1U)
9677 #define RCC_AHB3ENR_QSPIEN_Msk (0x1U << RCC_AHB3ENR_QSPIEN_Pos) /*!< 0x00000002 */
9678 #define RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk
9679
9680 /******************** Bit definition for RCC_APB1ENR register ***************/
9681 #define RCC_APB1ENR_TIM2EN_Pos (0U)
9682 #define RCC_APB1ENR_TIM2EN_Msk (0x1U << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */
9683 #define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk
9684 #define RCC_APB1ENR_TIM3EN_Pos (1U)
9685 #define RCC_APB1ENR_TIM3EN_Msk (0x1U << RCC_APB1ENR_TIM3EN_Pos) /*!< 0x00000002 */
9686 #define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk
9687 #define RCC_APB1ENR_TIM4EN_Pos (2U)
9688 #define RCC_APB1ENR_TIM4EN_Msk (0x1U << RCC_APB1ENR_TIM4EN_Pos) /*!< 0x00000004 */
9689 #define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk
9690 #define RCC_APB1ENR_TIM5EN_Pos (3U)
9691 #define RCC_APB1ENR_TIM5EN_Msk (0x1U << RCC_APB1ENR_TIM5EN_Pos) /*!< 0x00000008 */
9692 #define RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk
9693 #define RCC_APB1ENR_TIM6EN_Pos (4U)
9694 #define RCC_APB1ENR_TIM6EN_Msk (0x1U << RCC_APB1ENR_TIM6EN_Pos) /*!< 0x00000010 */
9695 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk
9696 #define RCC_APB1ENR_TIM7EN_Pos (5U)
9697 #define RCC_APB1ENR_TIM7EN_Msk (0x1U << RCC_APB1ENR_TIM7EN_Pos) /*!< 0x00000020 */
9698 #define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk
9699 #define RCC_APB1ENR_TIM12EN_Pos (6U)
9700 #define RCC_APB1ENR_TIM12EN_Msk (0x1U << RCC_APB1ENR_TIM12EN_Pos) /*!< 0x00000040 */
9701 #define RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk
9702 #define RCC_APB1ENR_TIM13EN_Pos (7U)
9703 #define RCC_APB1ENR_TIM13EN_Msk (0x1U << RCC_APB1ENR_TIM13EN_Pos) /*!< 0x00000080 */
9704 #define RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk
9705 #define RCC_APB1ENR_TIM14EN_Pos (8U)
9706 #define RCC_APB1ENR_TIM14EN_Msk (0x1U << RCC_APB1ENR_TIM14EN_Pos) /*!< 0x00000100 */
9707 #define RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk
9708 #define RCC_APB1ENR_LPTIM1EN_Pos (9U)
9709 #define RCC_APB1ENR_LPTIM1EN_Msk (0x1U << RCC_APB1ENR_LPTIM1EN_Pos) /*!< 0x00000200 */
9710 #define RCC_APB1ENR_LPTIM1EN RCC_APB1ENR_LPTIM1EN_Msk
9711 #define RCC_APB1ENR_RTCAPBEN_Pos (10U)
9712 #define RCC_APB1ENR_RTCAPBEN_Msk (0x1U << RCC_APB1ENR_RTCAPBEN_Pos) /*!< 0x00000400 */
9713 #define RCC_APB1ENR_RTCAPBEN RCC_APB1ENR_RTCAPBEN_Msk
9714 #define RCC_APB1ENR_WWDGEN_Pos (11U)
9715 #define RCC_APB1ENR_WWDGEN_Msk (0x1U << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */
9716 #define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk
9717 #define RCC_APB1ENR_SPI2EN_Pos (14U)
9718 #define RCC_APB1ENR_SPI2EN_Msk (0x1U << RCC_APB1ENR_SPI2EN_Pos) /*!< 0x00004000 */
9719 #define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk
9720 #define RCC_APB1ENR_SPI3EN_Pos (15U)
9721 #define RCC_APB1ENR_SPI3EN_Msk (0x1U << RCC_APB1ENR_SPI3EN_Pos) /*!< 0x00008000 */
9722 #define RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk
9723 #define RCC_APB1ENR_USART2EN_Pos (17U)
9724 #define RCC_APB1ENR_USART2EN_Msk (0x1U << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */
9725 #define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk
9726 #define RCC_APB1ENR_USART3EN_Pos (18U)
9727 #define RCC_APB1ENR_USART3EN_Msk (0x1U << RCC_APB1ENR_USART3EN_Pos) /*!< 0x00040000 */
9728 #define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk
9729 #define RCC_APB1ENR_UART4EN_Pos (19U)
9730 #define RCC_APB1ENR_UART4EN_Msk (0x1U << RCC_APB1ENR_UART4EN_Pos) /*!< 0x00080000 */
9731 #define RCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk
9732 #define RCC_APB1ENR_UART5EN_Pos (20U)
9733 #define RCC_APB1ENR_UART5EN_Msk (0x1U << RCC_APB1ENR_UART5EN_Pos) /*!< 0x00100000 */
9734 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk
9735 #define RCC_APB1ENR_I2C1EN_Pos (21U)
9736 #define RCC_APB1ENR_I2C1EN_Msk (0x1U << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */
9737 #define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk
9738 #define RCC_APB1ENR_I2C2EN_Pos (22U)
9739 #define RCC_APB1ENR_I2C2EN_Msk (0x1U << RCC_APB1ENR_I2C2EN_Pos) /*!< 0x00400000 */
9740 #define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk
9741 #define RCC_APB1ENR_I2C3EN_Pos (23U)
9742 #define RCC_APB1ENR_I2C3EN_Msk (0x1U << RCC_APB1ENR_I2C3EN_Pos) /*!< 0x00800000 */
9743 #define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk
9744 #define RCC_APB1ENR_FMPI2C1EN_Pos (24U)
9745 #define RCC_APB1ENR_FMPI2C1EN_Msk (0x1U << RCC_APB1ENR_FMPI2C1EN_Pos) /*!< 0x01000000 */
9746 #define RCC_APB1ENR_FMPI2C1EN RCC_APB1ENR_FMPI2C1EN_Msk
9747 #define RCC_APB1ENR_CAN1EN_Pos (25U)
9748 #define RCC_APB1ENR_CAN1EN_Msk (0x1U << RCC_APB1ENR_CAN1EN_Pos) /*!< 0x02000000 */
9749 #define RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk
9750 #define RCC_APB1ENR_CAN2EN_Pos (26U)
9751 #define RCC_APB1ENR_CAN2EN_Msk (0x1U << RCC_APB1ENR_CAN2EN_Pos) /*!< 0x04000000 */
9752 #define RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk
9753 #define RCC_APB1ENR_CAN3EN_Pos (27U)
9754 #define RCC_APB1ENR_CAN3EN_Msk (0x1U << RCC_APB1ENR_CAN3EN_Pos) /*!< 0x08000000 */
9755 #define RCC_APB1ENR_CAN3EN RCC_APB1ENR_CAN3EN_Msk
9756 #define RCC_APB1ENR_PWREN_Pos (28U)
9757 #define RCC_APB1ENR_PWREN_Msk (0x1U << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */
9758 #define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk
9759 #define RCC_APB1ENR_DACEN_Pos (29U)
9760 #define RCC_APB1ENR_DACEN_Msk (0x1U << RCC_APB1ENR_DACEN_Pos) /*!< 0x20000000 */
9761 #define RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk
9762 #define RCC_APB1ENR_UART7EN_Pos (30U)
9763 #define RCC_APB1ENR_UART7EN_Msk (0x1U << RCC_APB1ENR_UART7EN_Pos) /*!< 0x40000000 */
9764 #define RCC_APB1ENR_UART7EN RCC_APB1ENR_UART7EN_Msk
9765 #define RCC_APB1ENR_UART8EN_Pos (31U)
9766 #define RCC_APB1ENR_UART8EN_Msk (0x1U << RCC_APB1ENR_UART8EN_Pos) /*!< 0x80000000 */
9767 #define RCC_APB1ENR_UART8EN RCC_APB1ENR_UART8EN_Msk
9768
9769 /******************** Bit definition for RCC_APB2ENR register ***************/
9770 #define RCC_APB2ENR_TIM1EN_Pos (0U)
9771 #define RCC_APB2ENR_TIM1EN_Msk (0x1U << RCC_APB2ENR_TIM1EN_Pos) /*!< 0x00000001 */
9772 #define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk
9773 #define RCC_APB2ENR_TIM8EN_Pos (1U)
9774 #define RCC_APB2ENR_TIM8EN_Msk (0x1U << RCC_APB2ENR_TIM8EN_Pos) /*!< 0x00000002 */
9775 #define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk
9776 #define RCC_APB2ENR_USART1EN_Pos (4U)
9777 #define RCC_APB2ENR_USART1EN_Msk (0x1U << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00000010 */
9778 #define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk
9779 #define RCC_APB2ENR_USART6EN_Pos (5U)
9780 #define RCC_APB2ENR_USART6EN_Msk (0x1U << RCC_APB2ENR_USART6EN_Pos) /*!< 0x00000020 */
9781 #define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk
9782 #define RCC_APB2ENR_UART9EN_Pos (6U)
9783 #define RCC_APB2ENR_UART9EN_Msk (0x1U << RCC_APB2ENR_UART9EN_Pos) /*!< 0x00000040 */
9784 #define RCC_APB2ENR_UART9EN RCC_APB2ENR_UART9EN_Msk
9785 #define RCC_APB2ENR_UART10EN_Pos (7U)
9786 #define RCC_APB2ENR_UART10EN_Msk (0x1U << RCC_APB2ENR_UART10EN_Pos) /*!< 0x00000080 */
9787 #define RCC_APB2ENR_UART10EN RCC_APB2ENR_UART10EN_Msk
9788 #define RCC_APB2ENR_ADC1EN_Pos (8U)
9789 #define RCC_APB2ENR_ADC1EN_Msk (0x1U << RCC_APB2ENR_ADC1EN_Pos) /*!< 0x00000100 */
9790 #define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk
9791 #define RCC_APB2ENR_SDIOEN_Pos (11U)
9792 #define RCC_APB2ENR_SDIOEN_Msk (0x1U << RCC_APB2ENR_SDIOEN_Pos) /*!< 0x00000800 */
9793 #define RCC_APB2ENR_SDIOEN RCC_APB2ENR_SDIOEN_Msk
9794 #define RCC_APB2ENR_SPI1EN_Pos (12U)
9795 #define RCC_APB2ENR_SPI1EN_Msk (0x1U << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */
9796 #define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk
9797 #define RCC_APB2ENR_SPI4EN_Pos (13U)
9798 #define RCC_APB2ENR_SPI4EN_Msk (0x1U << RCC_APB2ENR_SPI4EN_Pos) /*!< 0x00002000 */
9799 #define RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk
9800 #define RCC_APB2ENR_SYSCFGEN_Pos (14U)
9801 #define RCC_APB2ENR_SYSCFGEN_Msk (0x1U << RCC_APB2ENR_SYSCFGEN_Pos) /*!< 0x00004000 */
9802 #define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk
9803 #define RCC_APB2ENR_EXTITEN_Pos (15U)
9804 #define RCC_APB2ENR_EXTITEN_Msk (0x1U << RCC_APB2ENR_EXTITEN_Pos) /*!< 0x00008000 */
9805 #define RCC_APB2ENR_EXTITEN RCC_APB2ENR_EXTITEN_Msk
9806 #define RCC_APB2ENR_TIM9EN_Pos (16U)
9807 #define RCC_APB2ENR_TIM9EN_Msk (0x1U << RCC_APB2ENR_TIM9EN_Pos) /*!< 0x00010000 */
9808 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk
9809 #define RCC_APB2ENR_TIM10EN_Pos (17U)
9810 #define RCC_APB2ENR_TIM10EN_Msk (0x1U << RCC_APB2ENR_TIM10EN_Pos) /*!< 0x00020000 */
9811 #define RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk
9812 #define RCC_APB2ENR_TIM11EN_Pos (18U)
9813 #define RCC_APB2ENR_TIM11EN_Msk (0x1U << RCC_APB2ENR_TIM11EN_Pos) /*!< 0x00040000 */
9814 #define RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk
9815 #define RCC_APB2ENR_SPI5EN_Pos (20U)
9816 #define RCC_APB2ENR_SPI5EN_Msk (0x1U << RCC_APB2ENR_SPI5EN_Pos) /*!< 0x00100000 */
9817 #define RCC_APB2ENR_SPI5EN RCC_APB2ENR_SPI5EN_Msk
9818 #define RCC_APB2ENR_SAI1EN_Pos (22U)
9819 #define RCC_APB2ENR_SAI1EN_Msk (0x1U << RCC_APB2ENR_SAI1EN_Pos) /*!< 0x00400000 */
9820 #define RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk
9821 #define RCC_APB2ENR_DFSDM1EN_Pos (24U)
9822 #define RCC_APB2ENR_DFSDM1EN_Msk (0x1U << RCC_APB2ENR_DFSDM1EN_Pos) /*!< 0x01000000 */
9823 #define RCC_APB2ENR_DFSDM1EN RCC_APB2ENR_DFSDM1EN_Msk
9824 #define RCC_APB2ENR_DFSDM2EN_Pos (25U)
9825 #define RCC_APB2ENR_DFSDM2EN_Msk (0x1U << RCC_APB2ENR_DFSDM2EN_Pos) /*!< 0x02000000 */
9826 #define RCC_APB2ENR_DFSDM2EN RCC_APB2ENR_DFSDM2EN_Msk
9827
9828 /******************** Bit definition for RCC_AHB1LPENR register *************/
9829 #define RCC_AHB1LPENR_GPIOALPEN_Pos (0U)
9830 #define RCC_AHB1LPENR_GPIOALPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOALPEN_Pos) /*!< 0x00000001 */
9831 #define RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk
9832 #define RCC_AHB1LPENR_GPIOBLPEN_Pos (1U)
9833 #define RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOBLPEN_Pos) /*!< 0x00000002 */
9834 #define RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk
9835 #define RCC_AHB1LPENR_GPIOCLPEN_Pos (2U)
9836 #define RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOCLPEN_Pos) /*!< 0x00000004 */
9837 #define RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk
9838 #define RCC_AHB1LPENR_GPIODLPEN_Pos (3U)
9839 #define RCC_AHB1LPENR_GPIODLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIODLPEN_Pos) /*!< 0x00000008 */
9840 #define RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk
9841 #define RCC_AHB1LPENR_GPIOELPEN_Pos (4U)
9842 #define RCC_AHB1LPENR_GPIOELPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOELPEN_Pos) /*!< 0x00000010 */
9843 #define RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk
9844 #define RCC_AHB1LPENR_GPIOFLPEN_Pos (5U)
9845 #define RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOFLPEN_Pos) /*!< 0x00000020 */
9846 #define RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk
9847 #define RCC_AHB1LPENR_GPIOGLPEN_Pos (6U)
9848 #define RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOGLPEN_Pos) /*!< 0x00000040 */
9849 #define RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk
9850 #define RCC_AHB1LPENR_GPIOHLPEN_Pos (7U)
9851 #define RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOHLPEN_Pos) /*!< 0x00000080 */
9852 #define RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk
9853 #define RCC_AHB1LPENR_CRCLPEN_Pos (12U)
9854 #define RCC_AHB1LPENR_CRCLPEN_Msk (0x1U << RCC_AHB1LPENR_CRCLPEN_Pos) /*!< 0x00001000 */
9855 #define RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk
9856 #define RCC_AHB1LPENR_FLITFLPEN_Pos (15U)
9857 #define RCC_AHB1LPENR_FLITFLPEN_Msk (0x1U << RCC_AHB1LPENR_FLITFLPEN_Pos) /*!< 0x00008000 */
9858 #define RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk
9859 #define RCC_AHB1LPENR_SRAM1LPEN_Pos (16U)
9860 #define RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1U << RCC_AHB1LPENR_SRAM1LPEN_Pos) /*!< 0x00010000 */
9861 #define RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk
9862 #define RCC_AHB1LPENR_SRAM2LPEN_Pos (17U)
9863 #define RCC_AHB1LPENR_SRAM2LPEN_Msk (0x1U << RCC_AHB1LPENR_SRAM2LPEN_Pos) /*!< 0x00020000 */
9864 #define RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk
9865 #define RCC_AHB1LPENR_DMA1LPEN_Pos (21U)
9866 #define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1U << RCC_AHB1LPENR_DMA1LPEN_Pos) /*!< 0x00200000 */
9867 #define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk
9868 #define RCC_AHB1LPENR_DMA2LPEN_Pos (22U)
9869 #define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1U << RCC_AHB1LPENR_DMA2LPEN_Pos) /*!< 0x00400000 */
9870 #define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk
9871
9872
9873 /******************** Bit definition for RCC_AHB2LPENR register *************/
9874 #define RCC_AHB2LPENR_RNGLPEN_Pos (6U)
9875 #define RCC_AHB2LPENR_RNGLPEN_Msk (0x1U << RCC_AHB2LPENR_RNGLPEN_Pos) /*!< 0x00000040 */
9876 #define RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk
9877 #define RCC_AHB2LPENR_OTGFSLPEN_Pos (7U)
9878 #define RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1U << RCC_AHB2LPENR_OTGFSLPEN_Pos) /*!< 0x00000080 */
9879 #define RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk
9880
9881 /******************** Bit definition for RCC_AHB3LPENR register *************/
9882 #define RCC_AHB3LPENR_FSMCLPEN_Pos (0U)
9883 #define RCC_AHB3LPENR_FSMCLPEN_Msk (0x1U << RCC_AHB3LPENR_FSMCLPEN_Pos) /*!< 0x00000001 */
9884 #define RCC_AHB3LPENR_FSMCLPEN RCC_AHB3LPENR_FSMCLPEN_Msk
9885 #define RCC_AHB3LPENR_QSPILPEN_Pos (1U)
9886 #define RCC_AHB3LPENR_QSPILPEN_Msk (0x1U << RCC_AHB3LPENR_QSPILPEN_Pos) /*!< 0x00000002 */
9887 #define RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk
9888
9889 /******************** Bit definition for RCC_APB1LPENR register *************/
9890 #define RCC_APB1LPENR_TIM2LPEN_Pos (0U)
9891 #define RCC_APB1LPENR_TIM2LPEN_Msk (0x1U << RCC_APB1LPENR_TIM2LPEN_Pos) /*!< 0x00000001 */
9892 #define RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk
9893 #define RCC_APB1LPENR_TIM3LPEN_Pos (1U)
9894 #define RCC_APB1LPENR_TIM3LPEN_Msk (0x1U << RCC_APB1LPENR_TIM3LPEN_Pos) /*!< 0x00000002 */
9895 #define RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk
9896 #define RCC_APB1LPENR_TIM4LPEN_Pos (2U)
9897 #define RCC_APB1LPENR_TIM4LPEN_Msk (0x1U << RCC_APB1LPENR_TIM4LPEN_Pos) /*!< 0x00000004 */
9898 #define RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk
9899 #define RCC_APB1LPENR_TIM5LPEN_Pos (3U)
9900 #define RCC_APB1LPENR_TIM5LPEN_Msk (0x1U << RCC_APB1LPENR_TIM5LPEN_Pos) /*!< 0x00000008 */
9901 #define RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk
9902 #define RCC_APB1LPENR_TIM6LPEN_Pos (4U)
9903 #define RCC_APB1LPENR_TIM6LPEN_Msk (0x1U << RCC_APB1LPENR_TIM6LPEN_Pos) /*!< 0x00000010 */
9904 #define RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk
9905 #define RCC_APB1LPENR_TIM7LPEN_Pos (5U)
9906 #define RCC_APB1LPENR_TIM7LPEN_Msk (0x1U << RCC_APB1LPENR_TIM7LPEN_Pos) /*!< 0x00000020 */
9907 #define RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk
9908 #define RCC_APB1LPENR_TIM12LPEN_Pos (6U)
9909 #define RCC_APB1LPENR_TIM12LPEN_Msk (0x1U << RCC_APB1LPENR_TIM12LPEN_Pos) /*!< 0x00000040 */
9910 #define RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk
9911 #define RCC_APB1LPENR_TIM13LPEN_Pos (7U)
9912 #define RCC_APB1LPENR_TIM13LPEN_Msk (0x1U << RCC_APB1LPENR_TIM13LPEN_Pos) /*!< 0x00000080 */
9913 #define RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk
9914 #define RCC_APB1LPENR_TIM14LPEN_Pos (8U)
9915 #define RCC_APB1LPENR_TIM14LPEN_Msk (0x1U << RCC_APB1LPENR_TIM14LPEN_Pos) /*!< 0x00000100 */
9916 #define RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk
9917 #define RCC_APB1LPENR_LPTIM1LPEN_Pos (9U)
9918 #define RCC_APB1LPENR_LPTIM1LPEN_Msk (0x1U << RCC_APB1LPENR_LPTIM1LPEN_Pos) /*!< 0x00000200 */
9919 #define RCC_APB1LPENR_LPTIM1LPEN RCC_APB1LPENR_LPTIM1LPEN_Msk
9920 #define RCC_APB1LPENR_RTCAPBLPEN_Pos (10U)
9921 #define RCC_APB1LPENR_RTCAPBLPEN_Msk (0x1U << RCC_APB1LPENR_RTCAPBLPEN_Pos) /*!< 0x00000400 */
9922 #define RCC_APB1LPENR_RTCAPBLPEN RCC_APB1LPENR_RTCAPBLPEN_Msk
9923 #define RCC_APB1LPENR_WWDGLPEN_Pos (11U)
9924 #define RCC_APB1LPENR_WWDGLPEN_Msk (0x1U << RCC_APB1LPENR_WWDGLPEN_Pos) /*!< 0x00000800 */
9925 #define RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk
9926 #define RCC_APB1LPENR_SPI2LPEN_Pos (14U)
9927 #define RCC_APB1LPENR_SPI2LPEN_Msk (0x1U << RCC_APB1LPENR_SPI2LPEN_Pos) /*!< 0x00004000 */
9928 #define RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk
9929 #define RCC_APB1LPENR_SPI3LPEN_Pos (15U)
9930 #define RCC_APB1LPENR_SPI3LPEN_Msk (0x1U << RCC_APB1LPENR_SPI3LPEN_Pos) /*!< 0x00008000 */
9931 #define RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk
9932 #define RCC_APB1LPENR_USART2LPEN_Pos (17U)
9933 #define RCC_APB1LPENR_USART2LPEN_Msk (0x1U << RCC_APB1LPENR_USART2LPEN_Pos) /*!< 0x00020000 */
9934 #define RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk
9935 #define RCC_APB1LPENR_USART3LPEN_Pos (18U)
9936 #define RCC_APB1LPENR_USART3LPEN_Msk (0x1U << RCC_APB1LPENR_USART3LPEN_Pos) /*!< 0x00040000 */
9937 #define RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk
9938 #define RCC_APB1LPENR_UART4LPEN_Pos (19U)
9939 #define RCC_APB1LPENR_UART4LPEN_Msk (0x1U << RCC_APB1LPENR_UART4LPEN_Pos) /*!< 0x00080000 */
9940 #define RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk
9941 #define RCC_APB1LPENR_UART5LPEN_Pos (20U)
9942 #define RCC_APB1LPENR_UART5LPEN_Msk (0x1U << RCC_APB1LPENR_UART5LPEN_Pos) /*!< 0x00100000 */
9943 #define RCC_APB1LPENR_UART5LPEN RCC_APB1LPENR_UART5LPEN_Msk
9944 #define RCC_APB1LPENR_I2C1LPEN_Pos (21U)
9945 #define RCC_APB1LPENR_I2C1LPEN_Msk (0x1U << RCC_APB1LPENR_I2C1LPEN_Pos) /*!< 0x00200000 */
9946 #define RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk
9947 #define RCC_APB1LPENR_I2C2LPEN_Pos (22U)
9948 #define RCC_APB1LPENR_I2C2LPEN_Msk (0x1U << RCC_APB1LPENR_I2C2LPEN_Pos) /*!< 0x00400000 */
9949 #define RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk
9950 #define RCC_APB1LPENR_I2C3LPEN_Pos (23U)
9951 #define RCC_APB1LPENR_I2C3LPEN_Msk (0x1U << RCC_APB1LPENR_I2C3LPEN_Pos) /*!< 0x00800000 */
9952 #define RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk
9953 #define RCC_APB1LPENR_FMPI2C1LPEN_Pos (24U)
9954 #define RCC_APB1LPENR_FMPI2C1LPEN_Msk (0x1U << RCC_APB1LPENR_FMPI2C1LPEN_Pos) /*!< 0x01000000 */
9955 #define RCC_APB1LPENR_FMPI2C1LPEN RCC_APB1LPENR_FMPI2C1LPEN_Msk
9956 #define RCC_APB1LPENR_CAN1LPEN_Pos (25U)
9957 #define RCC_APB1LPENR_CAN1LPEN_Msk (0x1U << RCC_APB1LPENR_CAN1LPEN_Pos) /*!< 0x02000000 */
9958 #define RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk
9959 #define RCC_APB1LPENR_CAN2LPEN_Pos (26U)
9960 #define RCC_APB1LPENR_CAN2LPEN_Msk (0x1U << RCC_APB1LPENR_CAN2LPEN_Pos) /*!< 0x04000000 */
9961 #define RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk
9962 #define RCC_APB1LPENR_CAN3LPEN_Pos (27U)
9963 #define RCC_APB1LPENR_CAN3LPEN_Msk (0x1U << RCC_APB1LPENR_CAN3LPEN_Pos) /*!< 0x08000000 */
9964 #define RCC_APB1LPENR_CAN3LPEN RCC_APB1LPENR_CAN3LPEN_Msk
9965 #define RCC_APB1LPENR_PWRLPEN_Pos (28U)
9966 #define RCC_APB1LPENR_PWRLPEN_Msk (0x1U << RCC_APB1LPENR_PWRLPEN_Pos) /*!< 0x10000000 */
9967 #define RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk
9968 #define RCC_APB1LPENR_DACLPEN_Pos (29U)
9969 #define RCC_APB1LPENR_DACLPEN_Msk (0x1U << RCC_APB1LPENR_DACLPEN_Pos) /*!< 0x20000000 */
9970 #define RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk
9971 #define RCC_APB1LPENR_UART7LPEN_Pos (30U)
9972 #define RCC_APB1LPENR_UART7LPEN_Msk (0x1U << RCC_APB1LPENR_UART7LPEN_Pos) /*!< 0x40000000 */
9973 #define RCC_APB1LPENR_UART7LPEN RCC_APB1LPENR_UART7LPEN_Msk
9974 #define RCC_APB1LPENR_UART8LPEN_Pos (31U)
9975 #define RCC_APB1LPENR_UART8LPEN_Msk (0x1U << RCC_APB1LPENR_UART8LPEN_Pos) /*!< 0x80000000 */
9976 #define RCC_APB1LPENR_UART8LPEN RCC_APB1LPENR_UART8LPEN_Msk
9977
9978 /******************** Bit definition for RCC_APB2LPENR register *************/
9979 #define RCC_APB2LPENR_TIM1LPEN_Pos (0U)
9980 #define RCC_APB2LPENR_TIM1LPEN_Msk (0x1U << RCC_APB2LPENR_TIM1LPEN_Pos) /*!< 0x00000001 */
9981 #define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk
9982 #define RCC_APB2LPENR_TIM8LPEN_Pos (1U)
9983 #define RCC_APB2LPENR_TIM8LPEN_Msk (0x1U << RCC_APB2LPENR_TIM8LPEN_Pos) /*!< 0x00000002 */
9984 #define RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk
9985 #define RCC_APB2LPENR_USART1LPEN_Pos (4U)
9986 #define RCC_APB2LPENR_USART1LPEN_Msk (0x1U << RCC_APB2LPENR_USART1LPEN_Pos) /*!< 0x00000010 */
9987 #define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk
9988 #define RCC_APB2LPENR_USART6LPEN_Pos (5U)
9989 #define RCC_APB2LPENR_USART6LPEN_Msk (0x1U << RCC_APB2LPENR_USART6LPEN_Pos) /*!< 0x00000020 */
9990 #define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk
9991 #define RCC_APB2LPENR_UART9LPEN_Pos (6U)
9992 #define RCC_APB2LPENR_UART9LPEN_Msk (0x1U << RCC_APB2LPENR_UART9LPEN_Pos) /*!< 0x00000040 */
9993 #define RCC_APB2LPENR_UART9LPEN RCC_APB2LPENR_UART9LPEN_Msk
9994 #define RCC_APB2LPENR_UART10LPEN_Pos (7U)
9995 #define RCC_APB2LPENR_UART10LPEN_Msk (0x1U << RCC_APB2LPENR_UART10LPEN_Pos) /*!< 0x00000080 */
9996 #define RCC_APB2LPENR_UART10LPEN RCC_APB2LPENR_UART10LPEN_Msk
9997 #define RCC_APB2LPENR_ADC1LPEN_Pos (8U)
9998 #define RCC_APB2LPENR_ADC1LPEN_Msk (0x1U << RCC_APB2LPENR_ADC1LPEN_Pos) /*!< 0x00000100 */
9999 #define RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk
10000 #define RCC_APB2LPENR_SDIOLPEN_Pos (11U)
10001 #define RCC_APB2LPENR_SDIOLPEN_Msk (0x1U << RCC_APB2LPENR_SDIOLPEN_Pos) /*!< 0x00000800 */
10002 #define RCC_APB2LPENR_SDIOLPEN RCC_APB2LPENR_SDIOLPEN_Msk
10003 #define RCC_APB2LPENR_SPI1LPEN_Pos (12U)
10004 #define RCC_APB2LPENR_SPI1LPEN_Msk (0x1U << RCC_APB2LPENR_SPI1LPEN_Pos) /*!< 0x00001000 */
10005 #define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk
10006 #define RCC_APB2LPENR_SPI4LPEN_Pos (13U)
10007 #define RCC_APB2LPENR_SPI4LPEN_Msk (0x1U << RCC_APB2LPENR_SPI4LPEN_Pos) /*!< 0x00002000 */
10008 #define RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk
10009 #define RCC_APB2LPENR_SYSCFGLPEN_Pos (14U)
10010 #define RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1U << RCC_APB2LPENR_SYSCFGLPEN_Pos) /*!< 0x00004000 */
10011 #define RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk
10012 #define RCC_APB2LPENR_EXTITLPEN_Pos (15U)
10013 #define RCC_APB2LPENR_EXTITLPEN_Msk (0x1U << RCC_APB2LPENR_EXTITLPEN_Pos) /*!< 0x00008000 */
10014 #define RCC_APB2LPENR_EXTITLPEN RCC_APB2LPENR_EXTITLPEN_Msk
10015 #define RCC_APB2LPENR_TIM9LPEN_Pos (16U)
10016 #define RCC_APB2LPENR_TIM9LPEN_Msk (0x1U << RCC_APB2LPENR_TIM9LPEN_Pos) /*!< 0x00010000 */
10017 #define RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk
10018 #define RCC_APB2LPENR_TIM10LPEN_Pos (17U)
10019 #define RCC_APB2LPENR_TIM10LPEN_Msk (0x1U << RCC_APB2LPENR_TIM10LPEN_Pos) /*!< 0x00020000 */
10020 #define RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk
10021 #define RCC_APB2LPENR_TIM11LPEN_Pos (18U)
10022 #define RCC_APB2LPENR_TIM11LPEN_Msk (0x1U << RCC_APB2LPENR_TIM11LPEN_Pos) /*!< 0x00040000 */
10023 #define RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk
10024 #define RCC_APB2LPENR_SPI5LPEN_Pos (20U)
10025 #define RCC_APB2LPENR_SPI5LPEN_Msk (0x1U << RCC_APB2LPENR_SPI5LPEN_Pos) /*!< 0x00100000 */
10026 #define RCC_APB2LPENR_SPI5LPEN RCC_APB2LPENR_SPI5LPEN_Msk
10027 #define RCC_APB2LPENR_SAI1LPEN_Pos (22U)
10028 #define RCC_APB2LPENR_SAI1LPEN_Msk (0x1U << RCC_APB2LPENR_SAI1LPEN_Pos) /*!< 0x00400000 */
10029 #define RCC_APB2LPENR_SAI1LPEN RCC_APB2LPENR_SAI1LPEN_Msk
10030 #define RCC_APB2LPENR_DFSDM1LPEN_Pos (24U)
10031 #define RCC_APB2LPENR_DFSDM1LPEN_Msk (0x1U << RCC_APB2LPENR_DFSDM1LPEN_Pos) /*!< 0x01000000 */
10032 #define RCC_APB2LPENR_DFSDM1LPEN RCC_APB2LPENR_DFSDM1LPEN_Msk
10033 #define RCC_APB2LPENR_DFSDM2LPEN_Pos (25U)
10034 #define RCC_APB2LPENR_DFSDM2LPEN_Msk (0x1U << RCC_APB2LPENR_DFSDM2LPEN_Pos) /*!< 0x02000000 */
10035 #define RCC_APB2LPENR_DFSDM2LPEN RCC_APB2LPENR_DFSDM2LPEN_Msk
10036
10037 /******************** Bit definition for RCC_BDCR register ******************/
10038 #define RCC_BDCR_LSEON_Pos (0U)
10039 #define RCC_BDCR_LSEON_Msk (0x1U << RCC_BDCR_LSEON_Pos) /*!< 0x00000001 */
10040 #define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk
10041 #define RCC_BDCR_LSERDY_Pos (1U)
10042 #define RCC_BDCR_LSERDY_Msk (0x1U << RCC_BDCR_LSERDY_Pos) /*!< 0x00000002 */
10043 #define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk
10044 #define RCC_BDCR_LSEBYP_Pos (2U)
10045 #define RCC_BDCR_LSEBYP_Msk (0x1U << RCC_BDCR_LSEBYP_Pos) /*!< 0x00000004 */
10046 #define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk
10047 #define RCC_BDCR_LSEMOD_Pos (3U)
10048 #define RCC_BDCR_LSEMOD_Msk (0x1U << RCC_BDCR_LSEMOD_Pos) /*!< 0x00000008 */
10049 #define RCC_BDCR_LSEMOD RCC_BDCR_LSEMOD_Msk
10050
10051 #define RCC_BDCR_RTCSEL_Pos (8U)
10052 #define RCC_BDCR_RTCSEL_Msk (0x3U << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000300 */
10053 #define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk
10054 #define RCC_BDCR_RTCSEL_0 (0x1U << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000100 */
10055 #define RCC_BDCR_RTCSEL_1 (0x2U << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000200 */
10056
10057 #define RCC_BDCR_RTCEN_Pos (15U)
10058 #define RCC_BDCR_RTCEN_Msk (0x1U << RCC_BDCR_RTCEN_Pos) /*!< 0x00008000 */
10059 #define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk
10060 #define RCC_BDCR_BDRST_Pos (16U)
10061 #define RCC_BDCR_BDRST_Msk (0x1U << RCC_BDCR_BDRST_Pos) /*!< 0x00010000 */
10062 #define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk
10063
10064 /******************** Bit definition for RCC_CSR register *******************/
10065 #define RCC_CSR_LSION_Pos (0U)
10066 #define RCC_CSR_LSION_Msk (0x1U << RCC_CSR_LSION_Pos) /*!< 0x00000001 */
10067 #define RCC_CSR_LSION RCC_CSR_LSION_Msk
10068 #define RCC_CSR_LSIRDY_Pos (1U)
10069 #define RCC_CSR_LSIRDY_Msk (0x1U << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */
10070 #define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk
10071 #define RCC_CSR_RMVF_Pos (24U)
10072 #define RCC_CSR_RMVF_Msk (0x1U << RCC_CSR_RMVF_Pos) /*!< 0x01000000 */
10073 #define RCC_CSR_RMVF RCC_CSR_RMVF_Msk
10074 #define RCC_CSR_PINRSTF_Pos (26U)
10075 #define RCC_CSR_PINRSTF_Msk (0x1U << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
10076 #define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk
10077 #define RCC_CSR_PORRSTF_Pos (27U)
10078 #define RCC_CSR_PORRSTF_Msk (0x1U << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */
10079 #define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk
10080 #define RCC_CSR_SFTRSTF_Pos (28U)
10081 #define RCC_CSR_SFTRSTF_Msk (0x1U << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */
10082 #define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk
10083 #define RCC_CSR_IWDGRSTF_Pos (29U)
10084 #define RCC_CSR_IWDGRSTF_Msk (0x1U << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */
10085 #define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk
10086 #define RCC_CSR_WWDGRSTF_Pos (30U)
10087 #define RCC_CSR_WWDGRSTF_Msk (0x1U << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */
10088 #define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk
10089 #define RCC_CSR_LPWRRSTF_Pos (31U)
10090 #define RCC_CSR_LPWRRSTF_Msk (0x1U << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
10091 #define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk
10092 /* Legacy defines */
10093 #define RCC_CSR_PADRSTF RCC_CSR_PINRSTF
10094 #define RCC_CSR_WDGRSTF RCC_CSR_IWDGRSTF
10095
10096 /******************** Bit definition for RCC_SSCGR register *****************/
10097 #define RCC_SSCGR_MODPER_Pos (0U)
10098 #define RCC_SSCGR_MODPER_Msk (0x1FFFU << RCC_SSCGR_MODPER_Pos) /*!< 0x00001FFF */
10099 #define RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk
10100 #define RCC_SSCGR_INCSTEP_Pos (13U)
10101 #define RCC_SSCGR_INCSTEP_Msk (0x7FFFU << RCC_SSCGR_INCSTEP_Pos) /*!< 0x0FFFE000 */
10102 #define RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk
10103 #define RCC_SSCGR_SPREADSEL_Pos (30U)
10104 #define RCC_SSCGR_SPREADSEL_Msk (0x1U << RCC_SSCGR_SPREADSEL_Pos) /*!< 0x40000000 */
10105 #define RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk
10106 #define RCC_SSCGR_SSCGEN_Pos (31U)
10107 #define RCC_SSCGR_SSCGEN_Msk (0x1U << RCC_SSCGR_SSCGEN_Pos) /*!< 0x80000000 */
10108 #define RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk
10109
10110 /******************** Bit definition for RCC_PLLI2SCFGR register ************/
10111 #define RCC_PLLI2SCFGR_PLLI2SM_Pos (0U)
10112 #define RCC_PLLI2SCFGR_PLLI2SM_Msk (0x3FU << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x0000003F */
10113 #define RCC_PLLI2SCFGR_PLLI2SM RCC_PLLI2SCFGR_PLLI2SM_Msk
10114 #define RCC_PLLI2SCFGR_PLLI2SM_0 (0x01U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000001 */
10115 #define RCC_PLLI2SCFGR_PLLI2SM_1 (0x02U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000002 */
10116 #define RCC_PLLI2SCFGR_PLLI2SM_2 (0x04U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000004 */
10117 #define RCC_PLLI2SCFGR_PLLI2SM_3 (0x08U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000008 */
10118 #define RCC_PLLI2SCFGR_PLLI2SM_4 (0x10U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000010 */
10119 #define RCC_PLLI2SCFGR_PLLI2SM_5 (0x20U << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000020 */
10120
10121 #define RCC_PLLI2SCFGR_PLLI2SN_Pos (6U)
10122 #define RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFU << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00007FC0 */
10123 #define RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk
10124 #define RCC_PLLI2SCFGR_PLLI2SN_0 (0x001U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000040 */
10125 #define RCC_PLLI2SCFGR_PLLI2SN_1 (0x002U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000080 */
10126 #define RCC_PLLI2SCFGR_PLLI2SN_2 (0x004U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000100 */
10127 #define RCC_PLLI2SCFGR_PLLI2SN_3 (0x008U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000200 */
10128 #define RCC_PLLI2SCFGR_PLLI2SN_4 (0x010U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000400 */
10129 #define RCC_PLLI2SCFGR_PLLI2SN_5 (0x020U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000800 */
10130 #define RCC_PLLI2SCFGR_PLLI2SN_6 (0x040U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00001000 */
10131 #define RCC_PLLI2SCFGR_PLLI2SN_7 (0x080U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00002000 */
10132 #define RCC_PLLI2SCFGR_PLLI2SN_8 (0x100U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00004000 */
10133
10134 #define RCC_PLLI2SCFGR_PLLI2SSRC_Pos (22U)
10135 #define RCC_PLLI2SCFGR_PLLI2SSRC_Msk (0x1U << RCC_PLLI2SCFGR_PLLI2SSRC_Pos) /*!< 0x00400000 */
10136 #define RCC_PLLI2SCFGR_PLLI2SSRC RCC_PLLI2SCFGR_PLLI2SSRC_Msk
10137 #define RCC_PLLI2SCFGR_PLLI2SQ_Pos (24U)
10138 #define RCC_PLLI2SCFGR_PLLI2SQ_Msk (0xFU << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x0F000000 */
10139 #define RCC_PLLI2SCFGR_PLLI2SQ RCC_PLLI2SCFGR_PLLI2SQ_Msk
10140 #define RCC_PLLI2SCFGR_PLLI2SQ_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x01000000 */
10141 #define RCC_PLLI2SCFGR_PLLI2SQ_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x02000000 */
10142 #define RCC_PLLI2SCFGR_PLLI2SQ_2 (0x4U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x04000000 */
10143 #define RCC_PLLI2SCFGR_PLLI2SQ_3 (0x8U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x08000000 */
10144 #define RCC_PLLI2SCFGR_PLLI2SR_Pos (28U)
10145 #define RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x70000000 */
10146 #define RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk
10147 #define RCC_PLLI2SCFGR_PLLI2SR_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x10000000 */
10148 #define RCC_PLLI2SCFGR_PLLI2SR_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x20000000 */
10149 #define RCC_PLLI2SCFGR_PLLI2SR_2 (0x4U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x40000000 */
10150
10151
10152
10153 /******************** Bit definition for RCC_DCKCFGR register ***************/
10154 #define RCC_DCKCFGR_PLLI2SDIVR_Pos (0U)
10155 #define RCC_DCKCFGR_PLLI2SDIVR_Msk (0x1FU << RCC_DCKCFGR_PLLI2SDIVR_Pos) /*!< 0x0000001F */
10156 #define RCC_DCKCFGR_PLLI2SDIVR RCC_DCKCFGR_PLLI2SDIVR_Msk
10157 #define RCC_DCKCFGR_PLLI2SDIVR_0 (0x01U << RCC_DCKCFGR_PLLI2SDIVR_Pos) /*!< 0x00000001 */
10158 #define RCC_DCKCFGR_PLLI2SDIVR_1 (0x02U << RCC_DCKCFGR_PLLI2SDIVR_Pos) /*!< 0x00000002 */
10159 #define RCC_DCKCFGR_PLLI2SDIVR_2 (0x04U << RCC_DCKCFGR_PLLI2SDIVR_Pos) /*!< 0x00000004 */
10160 #define RCC_DCKCFGR_PLLI2SDIVR_3 (0x08U << RCC_DCKCFGR_PLLI2SDIVR_Pos) /*!< 0x00000008 */
10161 #define RCC_DCKCFGR_PLLI2SDIVR_4 (0x10U << RCC_DCKCFGR_PLLI2SDIVR_Pos) /*!< 0x00000010 */
10162
10163 #define RCC_DCKCFGR_PLLDIVR_Pos (8U)
10164 #define RCC_DCKCFGR_PLLDIVR_Msk (0x1FU << RCC_DCKCFGR_PLLDIVR_Pos) /*!< 0x00001F00 */
10165 #define RCC_DCKCFGR_PLLDIVR RCC_DCKCFGR_PLLDIVR_Msk
10166 #define RCC_DCKCFGR_PLLDIVR_0 (0x01U << RCC_DCKCFGR_PLLDIVR_Pos) /*!< 0x00000100 */
10167 #define RCC_DCKCFGR_PLLDIVR_1 (0x02U << RCC_DCKCFGR_PLLDIVR_Pos) /*!< 0x00000200 */
10168 #define RCC_DCKCFGR_PLLDIVR_2 (0x04U << RCC_DCKCFGR_PLLDIVR_Pos) /*!< 0x00000400 */
10169 #define RCC_DCKCFGR_PLLDIVR_3 (0x08U << RCC_DCKCFGR_PLLDIVR_Pos) /*!< 0x00000800 */
10170 #define RCC_DCKCFGR_PLLDIVR_4 (0x10U << RCC_DCKCFGR_PLLDIVR_Pos) /*!< 0x00001000 */
10171
10172 #define RCC_DCKCFGR_CKDFSDM2ASEL_Pos (14U)
10173 #define RCC_DCKCFGR_CKDFSDM2ASEL_Msk (0x1U << RCC_DCKCFGR_CKDFSDM2ASEL_Pos) /*!< 0x00004000 */
10174 #define RCC_DCKCFGR_CKDFSDM2ASEL RCC_DCKCFGR_CKDFSDM2ASEL_Msk
10175 #define RCC_DCKCFGR_CKDFSDM1ASEL_Pos (15U)
10176 #define RCC_DCKCFGR_CKDFSDM1ASEL_Msk (0x1U << RCC_DCKCFGR_CKDFSDM1ASEL_Pos) /*!< 0x00008000 */
10177 #define RCC_DCKCFGR_CKDFSDM1ASEL RCC_DCKCFGR_CKDFSDM1ASEL_Msk
10178
10179 /*
10180 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
10181 */
10182 #define RCC_SAI1A_PLLSOURCE_SUPPORT /*!< SAI1 block A PLL Main source clock support */
10183 #define RCC_SAI1B_PLLSOURCE_SUPPORT /*!< SAI1 block B PLL Main source clock support */
10184
10185 #define RCC_DCKCFGR_SAI1ASRC_Pos (20U)
10186 #define RCC_DCKCFGR_SAI1ASRC_Msk (0x3U << RCC_DCKCFGR_SAI1ASRC_Pos) /*!< 0x00300000 */
10187 #define RCC_DCKCFGR_SAI1ASRC RCC_DCKCFGR_SAI1ASRC_Msk
10188 #define RCC_DCKCFGR_SAI1ASRC_0 (0x1U << RCC_DCKCFGR_SAI1ASRC_Pos) /*!< 0x00100000 */
10189 #define RCC_DCKCFGR_SAI1ASRC_1 (0x2U << RCC_DCKCFGR_SAI1ASRC_Pos) /*!< 0x00200000 */
10190 #define RCC_DCKCFGR_SAI1BSRC_Pos (22U)
10191 #define RCC_DCKCFGR_SAI1BSRC_Msk (0x3U << RCC_DCKCFGR_SAI1BSRC_Pos) /*!< 0x00C00000 */
10192 #define RCC_DCKCFGR_SAI1BSRC RCC_DCKCFGR_SAI1BSRC_Msk
10193 #define RCC_DCKCFGR_SAI1BSRC_0 (0x1U << RCC_DCKCFGR_SAI1BSRC_Pos) /*!< 0x00400000 */
10194 #define RCC_DCKCFGR_SAI1BSRC_1 (0x2U << RCC_DCKCFGR_SAI1BSRC_Pos) /*!< 0x00800000 */
10195 #define RCC_DCKCFGR_TIMPRE_Pos (24U)
10196 #define RCC_DCKCFGR_TIMPRE_Msk (0x1U << RCC_DCKCFGR_TIMPRE_Pos) /*!< 0x01000000 */
10197 #define RCC_DCKCFGR_TIMPRE RCC_DCKCFGR_TIMPRE_Msk
10198 #define RCC_DCKCFGR_I2S1SRC_Pos (25U)
10199 #define RCC_DCKCFGR_I2S1SRC_Msk (0x3U << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x06000000 */
10200 #define RCC_DCKCFGR_I2S1SRC RCC_DCKCFGR_I2S1SRC_Msk
10201 #define RCC_DCKCFGR_I2S1SRC_0 (0x1U << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x02000000 */
10202 #define RCC_DCKCFGR_I2S1SRC_1 (0x2U << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x04000000 */
10203
10204 #define RCC_DCKCFGR_I2S2SRC_Pos (27U)
10205 #define RCC_DCKCFGR_I2S2SRC_Msk (0x3U << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x18000000 */
10206 #define RCC_DCKCFGR_I2S2SRC RCC_DCKCFGR_I2S2SRC_Msk
10207 #define RCC_DCKCFGR_I2S2SRC_0 (0x1U << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x08000000 */
10208 #define RCC_DCKCFGR_I2S2SRC_1 (0x2U << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x10000000 */
10209 #define RCC_DCKCFGR_CKDFSDM1SEL_Pos (31U)
10210 #define RCC_DCKCFGR_CKDFSDM1SEL_Msk (0x1U << RCC_DCKCFGR_CKDFSDM1SEL_Pos) /*!< 0x80000000 */
10211 #define RCC_DCKCFGR_CKDFSDM1SEL RCC_DCKCFGR_CKDFSDM1SEL_Msk
10212
10213 /******************** Bit definition for RCC_CKGATENR register ***************/
10214 #define RCC_CKGATENR_AHB2APB1_CKEN_Pos (0U)
10215 #define RCC_CKGATENR_AHB2APB1_CKEN_Msk (0x1U << RCC_CKGATENR_AHB2APB1_CKEN_Pos) /*!< 0x00000001 */
10216 #define RCC_CKGATENR_AHB2APB1_CKEN RCC_CKGATENR_AHB2APB1_CKEN_Msk
10217 #define RCC_CKGATENR_AHB2APB2_CKEN_Pos (1U)
10218 #define RCC_CKGATENR_AHB2APB2_CKEN_Msk (0x1U << RCC_CKGATENR_AHB2APB2_CKEN_Pos) /*!< 0x00000002 */
10219 #define RCC_CKGATENR_AHB2APB2_CKEN RCC_CKGATENR_AHB2APB2_CKEN_Msk
10220 #define RCC_CKGATENR_CM4DBG_CKEN_Pos (2U)
10221 #define RCC_CKGATENR_CM4DBG_CKEN_Msk (0x1U << RCC_CKGATENR_CM4DBG_CKEN_Pos) /*!< 0x00000004 */
10222 #define RCC_CKGATENR_CM4DBG_CKEN RCC_CKGATENR_CM4DBG_CKEN_Msk
10223 #define RCC_CKGATENR_SPARE_CKEN_Pos (3U)
10224 #define RCC_CKGATENR_SPARE_CKEN_Msk (0x1U << RCC_CKGATENR_SPARE_CKEN_Pos) /*!< 0x00000008 */
10225 #define RCC_CKGATENR_SPARE_CKEN RCC_CKGATENR_SPARE_CKEN_Msk
10226 #define RCC_CKGATENR_SRAM_CKEN_Pos (4U)
10227 #define RCC_CKGATENR_SRAM_CKEN_Msk (0x1U << RCC_CKGATENR_SRAM_CKEN_Pos) /*!< 0x00000010 */
10228 #define RCC_CKGATENR_SRAM_CKEN RCC_CKGATENR_SRAM_CKEN_Msk
10229 #define RCC_CKGATENR_FLITF_CKEN_Pos (5U)
10230 #define RCC_CKGATENR_FLITF_CKEN_Msk (0x1U << RCC_CKGATENR_FLITF_CKEN_Pos) /*!< 0x00000020 */
10231 #define RCC_CKGATENR_FLITF_CKEN RCC_CKGATENR_FLITF_CKEN_Msk
10232 #define RCC_CKGATENR_RCC_CKEN_Pos (6U)
10233 #define RCC_CKGATENR_RCC_CKEN_Msk (0x1U << RCC_CKGATENR_RCC_CKEN_Pos) /*!< 0x00000040 */
10234 #define RCC_CKGATENR_RCC_CKEN RCC_CKGATENR_RCC_CKEN_Msk
10235 #define RCC_CKGATENR_RCC_EVTCTL_Pos (7U)
10236 #define RCC_CKGATENR_RCC_EVTCTL_Msk (0x1U << RCC_CKGATENR_RCC_EVTCTL_Pos) /*!< 0x00000080 */
10237 #define RCC_CKGATENR_RCC_EVTCTL RCC_CKGATENR_RCC_EVTCTL_Msk
10238
10239 /******************** Bit definition for RCC_DCKCFGR2 register ***************/
10240 #define RCC_DCKCFGR2_FMPI2C1SEL_Pos (22U)
10241 #define RCC_DCKCFGR2_FMPI2C1SEL_Msk (0x3U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00C00000 */
10242 #define RCC_DCKCFGR2_FMPI2C1SEL RCC_DCKCFGR2_FMPI2C1SEL_Msk
10243 #define RCC_DCKCFGR2_FMPI2C1SEL_0 (0x1U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00400000 */
10244 #define RCC_DCKCFGR2_FMPI2C1SEL_1 (0x2U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00800000 */
10245 #define RCC_DCKCFGR2_CK48MSEL_Pos (27U)
10246 #define RCC_DCKCFGR2_CK48MSEL_Msk (0x1U << RCC_DCKCFGR2_CK48MSEL_Pos) /*!< 0x08000000 */
10247 #define RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_Msk
10248 #define RCC_DCKCFGR2_SDIOSEL_Pos (28U)
10249 #define RCC_DCKCFGR2_SDIOSEL_Msk (0x1U << RCC_DCKCFGR2_SDIOSEL_Pos) /*!< 0x10000000 */
10250 #define RCC_DCKCFGR2_SDIOSEL RCC_DCKCFGR2_SDIOSEL_Msk
10251 #define RCC_DCKCFGR2_LPTIM1SEL_Pos (30U)
10252 #define RCC_DCKCFGR2_LPTIM1SEL_Msk (0x3U << RCC_DCKCFGR2_LPTIM1SEL_Pos) /*!< 0xC0000000 */
10253 #define RCC_DCKCFGR2_LPTIM1SEL RCC_DCKCFGR2_LPTIM1SEL_Msk
10254 #define RCC_DCKCFGR2_LPTIM1SEL_0 (0x1U << RCC_DCKCFGR2_LPTIM1SEL_Pos) /*!< 0x40000000 */
10255 #define RCC_DCKCFGR2_LPTIM1SEL_1 (0x2U << RCC_DCKCFGR2_LPTIM1SEL_Pos) /*!< 0x80000000 */
10256
10257
10258 /******************************************************************************/
10259 /* */
10260 /* RNG */
10261 /* */
10262 /******************************************************************************/
10263 /******************** Bits definition for RNG_CR register *******************/
10264 #define RNG_CR_RNGEN_Pos (2U)
10265 #define RNG_CR_RNGEN_Msk (0x1U << RNG_CR_RNGEN_Pos) /*!< 0x00000004 */
10266 #define RNG_CR_RNGEN RNG_CR_RNGEN_Msk
10267 #define RNG_CR_IE_Pos (3U)
10268 #define RNG_CR_IE_Msk (0x1U << RNG_CR_IE_Pos) /*!< 0x00000008 */
10269 #define RNG_CR_IE RNG_CR_IE_Msk
10270
10271 /******************** Bits definition for RNG_SR register *******************/
10272 #define RNG_SR_DRDY_Pos (0U)
10273 #define RNG_SR_DRDY_Msk (0x1U << RNG_SR_DRDY_Pos) /*!< 0x00000001 */
10274 #define RNG_SR_DRDY RNG_SR_DRDY_Msk
10275 #define RNG_SR_CECS_Pos (1U)
10276 #define RNG_SR_CECS_Msk (0x1U << RNG_SR_CECS_Pos) /*!< 0x00000002 */
10277 #define RNG_SR_CECS RNG_SR_CECS_Msk
10278 #define RNG_SR_SECS_Pos (2U)
10279 #define RNG_SR_SECS_Msk (0x1U << RNG_SR_SECS_Pos) /*!< 0x00000004 */
10280 #define RNG_SR_SECS RNG_SR_SECS_Msk
10281 #define RNG_SR_CEIS_Pos (5U)
10282 #define RNG_SR_CEIS_Msk (0x1U << RNG_SR_CEIS_Pos) /*!< 0x00000020 */
10283 #define RNG_SR_CEIS RNG_SR_CEIS_Msk
10284 #define RNG_SR_SEIS_Pos (6U)
10285 #define RNG_SR_SEIS_Msk (0x1U << RNG_SR_SEIS_Pos) /*!< 0x00000040 */
10286 #define RNG_SR_SEIS RNG_SR_SEIS_Msk
10287
10288 /******************************************************************************/
10289 /* */
10290 /* Real-Time Clock (RTC) */
10291 /* */
10292 /******************************************************************************/
10293 /******************** Bits definition for RTC_TR register *******************/
10294 #define RTC_TR_PM_Pos (22U)
10295 #define RTC_TR_PM_Msk (0x1U << RTC_TR_PM_Pos) /*!< 0x00400000 */
10296 #define RTC_TR_PM RTC_TR_PM_Msk
10297 #define RTC_TR_HT_Pos (20U)
10298 #define RTC_TR_HT_Msk (0x3U << RTC_TR_HT_Pos) /*!< 0x00300000 */
10299 #define RTC_TR_HT RTC_TR_HT_Msk
10300 #define RTC_TR_HT_0 (0x1U << RTC_TR_HT_Pos) /*!< 0x00100000 */
10301 #define RTC_TR_HT_1 (0x2U << RTC_TR_HT_Pos) /*!< 0x00200000 */
10302 #define RTC_TR_HU_Pos (16U)
10303 #define RTC_TR_HU_Msk (0xFU << RTC_TR_HU_Pos) /*!< 0x000F0000 */
10304 #define RTC_TR_HU RTC_TR_HU_Msk
10305 #define RTC_TR_HU_0 (0x1U << RTC_TR_HU_Pos) /*!< 0x00010000 */
10306 #define RTC_TR_HU_1 (0x2U << RTC_TR_HU_Pos) /*!< 0x00020000 */
10307 #define RTC_TR_HU_2 (0x4U << RTC_TR_HU_Pos) /*!< 0x00040000 */
10308 #define RTC_TR_HU_3 (0x8U << RTC_TR_HU_Pos) /*!< 0x00080000 */
10309 #define RTC_TR_MNT_Pos (12U)
10310 #define RTC_TR_MNT_Msk (0x7U << RTC_TR_MNT_Pos) /*!< 0x00007000 */
10311 #define RTC_TR_MNT RTC_TR_MNT_Msk
10312 #define RTC_TR_MNT_0 (0x1U << RTC_TR_MNT_Pos) /*!< 0x00001000 */
10313 #define RTC_TR_MNT_1 (0x2U << RTC_TR_MNT_Pos) /*!< 0x00002000 */
10314 #define RTC_TR_MNT_2 (0x4U << RTC_TR_MNT_Pos) /*!< 0x00004000 */
10315 #define RTC_TR_MNU_Pos (8U)
10316 #define RTC_TR_MNU_Msk (0xFU << RTC_TR_MNU_Pos) /*!< 0x00000F00 */
10317 #define RTC_TR_MNU RTC_TR_MNU_Msk
10318 #define RTC_TR_MNU_0 (0x1U << RTC_TR_MNU_Pos) /*!< 0x00000100 */
10319 #define RTC_TR_MNU_1 (0x2U << RTC_TR_MNU_Pos) /*!< 0x00000200 */
10320 #define RTC_TR_MNU_2 (0x4U << RTC_TR_MNU_Pos) /*!< 0x00000400 */
10321 #define RTC_TR_MNU_3 (0x8U << RTC_TR_MNU_Pos) /*!< 0x00000800 */
10322 #define RTC_TR_ST_Pos (4U)
10323 #define RTC_TR_ST_Msk (0x7U << RTC_TR_ST_Pos) /*!< 0x00000070 */
10324 #define RTC_TR_ST RTC_TR_ST_Msk
10325 #define RTC_TR_ST_0 (0x1U << RTC_TR_ST_Pos) /*!< 0x00000010 */
10326 #define RTC_TR_ST_1 (0x2U << RTC_TR_ST_Pos) /*!< 0x00000020 */
10327 #define RTC_TR_ST_2 (0x4U << RTC_TR_ST_Pos) /*!< 0x00000040 */
10328 #define RTC_TR_SU_Pos (0U)
10329 #define RTC_TR_SU_Msk (0xFU << RTC_TR_SU_Pos) /*!< 0x0000000F */
10330 #define RTC_TR_SU RTC_TR_SU_Msk
10331 #define RTC_TR_SU_0 (0x1U << RTC_TR_SU_Pos) /*!< 0x00000001 */
10332 #define RTC_TR_SU_1 (0x2U << RTC_TR_SU_Pos) /*!< 0x00000002 */
10333 #define RTC_TR_SU_2 (0x4U << RTC_TR_SU_Pos) /*!< 0x00000004 */
10334 #define RTC_TR_SU_3 (0x8U << RTC_TR_SU_Pos) /*!< 0x00000008 */
10335
10336 /******************** Bits definition for RTC_DR register *******************/
10337 #define RTC_DR_YT_Pos (20U)
10338 #define RTC_DR_YT_Msk (0xFU << RTC_DR_YT_Pos) /*!< 0x00F00000 */
10339 #define RTC_DR_YT RTC_DR_YT_Msk
10340 #define RTC_DR_YT_0 (0x1U << RTC_DR_YT_Pos) /*!< 0x00100000 */
10341 #define RTC_DR_YT_1 (0x2U << RTC_DR_YT_Pos) /*!< 0x00200000 */
10342 #define RTC_DR_YT_2 (0x4U << RTC_DR_YT_Pos) /*!< 0x00400000 */
10343 #define RTC_DR_YT_3 (0x8U << RTC_DR_YT_Pos) /*!< 0x00800000 */
10344 #define RTC_DR_YU_Pos (16U)
10345 #define RTC_DR_YU_Msk (0xFU << RTC_DR_YU_Pos) /*!< 0x000F0000 */
10346 #define RTC_DR_YU RTC_DR_YU_Msk
10347 #define RTC_DR_YU_0 (0x1U << RTC_DR_YU_Pos) /*!< 0x00010000 */
10348 #define RTC_DR_YU_1 (0x2U << RTC_DR_YU_Pos) /*!< 0x00020000 */
10349 #define RTC_DR_YU_2 (0x4U << RTC_DR_YU_Pos) /*!< 0x00040000 */
10350 #define RTC_DR_YU_3 (0x8U << RTC_DR_YU_Pos) /*!< 0x00080000 */
10351 #define RTC_DR_WDU_Pos (13U)
10352 #define RTC_DR_WDU_Msk (0x7U << RTC_DR_WDU_Pos) /*!< 0x0000E000 */
10353 #define RTC_DR_WDU RTC_DR_WDU_Msk
10354 #define RTC_DR_WDU_0 (0x1U << RTC_DR_WDU_Pos) /*!< 0x00002000 */
10355 #define RTC_DR_WDU_1 (0x2U << RTC_DR_WDU_Pos) /*!< 0x00004000 */
10356 #define RTC_DR_WDU_2 (0x4U << RTC_DR_WDU_Pos) /*!< 0x00008000 */
10357 #define RTC_DR_MT_Pos (12U)
10358 #define RTC_DR_MT_Msk (0x1U << RTC_DR_MT_Pos) /*!< 0x00001000 */
10359 #define RTC_DR_MT RTC_DR_MT_Msk
10360 #define RTC_DR_MU_Pos (8U)
10361 #define RTC_DR_MU_Msk (0xFU << RTC_DR_MU_Pos) /*!< 0x00000F00 */
10362 #define RTC_DR_MU RTC_DR_MU_Msk
10363 #define RTC_DR_MU_0 (0x1U << RTC_DR_MU_Pos) /*!< 0x00000100 */
10364 #define RTC_DR_MU_1 (0x2U << RTC_DR_MU_Pos) /*!< 0x00000200 */
10365 #define RTC_DR_MU_2 (0x4U << RTC_DR_MU_Pos) /*!< 0x00000400 */
10366 #define RTC_DR_MU_3 (0x8U << RTC_DR_MU_Pos) /*!< 0x00000800 */
10367 #define RTC_DR_DT_Pos (4U)
10368 #define RTC_DR_DT_Msk (0x3U << RTC_DR_DT_Pos) /*!< 0x00000030 */
10369 #define RTC_DR_DT RTC_DR_DT_Msk
10370 #define RTC_DR_DT_0 (0x1U << RTC_DR_DT_Pos) /*!< 0x00000010 */
10371 #define RTC_DR_DT_1 (0x2U << RTC_DR_DT_Pos) /*!< 0x00000020 */
10372 #define RTC_DR_DU_Pos (0U)
10373 #define RTC_DR_DU_Msk (0xFU << RTC_DR_DU_Pos) /*!< 0x0000000F */
10374 #define RTC_DR_DU RTC_DR_DU_Msk
10375 #define RTC_DR_DU_0 (0x1U << RTC_DR_DU_Pos) /*!< 0x00000001 */
10376 #define RTC_DR_DU_1 (0x2U << RTC_DR_DU_Pos) /*!< 0x00000002 */
10377 #define RTC_DR_DU_2 (0x4U << RTC_DR_DU_Pos) /*!< 0x00000004 */
10378 #define RTC_DR_DU_3 (0x8U << RTC_DR_DU_Pos) /*!< 0x00000008 */
10379
10380 /******************** Bits definition for RTC_CR register *******************/
10381 #define RTC_CR_COE_Pos (23U)
10382 #define RTC_CR_COE_Msk (0x1U << RTC_CR_COE_Pos) /*!< 0x00800000 */
10383 #define RTC_CR_COE RTC_CR_COE_Msk
10384 #define RTC_CR_OSEL_Pos (21U)
10385 #define RTC_CR_OSEL_Msk (0x3U << RTC_CR_OSEL_Pos) /*!< 0x00600000 */
10386 #define RTC_CR_OSEL RTC_CR_OSEL_Msk
10387 #define RTC_CR_OSEL_0 (0x1U << RTC_CR_OSEL_Pos) /*!< 0x00200000 */
10388 #define RTC_CR_OSEL_1 (0x2U << RTC_CR_OSEL_Pos) /*!< 0x00400000 */
10389 #define RTC_CR_POL_Pos (20U)
10390 #define RTC_CR_POL_Msk (0x1U << RTC_CR_POL_Pos) /*!< 0x00100000 */
10391 #define RTC_CR_POL RTC_CR_POL_Msk
10392 #define RTC_CR_COSEL_Pos (19U)
10393 #define RTC_CR_COSEL_Msk (0x1U << RTC_CR_COSEL_Pos) /*!< 0x00080000 */
10394 #define RTC_CR_COSEL RTC_CR_COSEL_Msk
10395 #define RTC_CR_BKP_Pos (18U)
10396 #define RTC_CR_BKP_Msk (0x1U << RTC_CR_BKP_Pos) /*!< 0x00040000 */
10397 #define RTC_CR_BKP RTC_CR_BKP_Msk
10398 #define RTC_CR_SUB1H_Pos (17U)
10399 #define RTC_CR_SUB1H_Msk (0x1U << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */
10400 #define RTC_CR_SUB1H RTC_CR_SUB1H_Msk
10401 #define RTC_CR_ADD1H_Pos (16U)
10402 #define RTC_CR_ADD1H_Msk (0x1U << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */
10403 #define RTC_CR_ADD1H RTC_CR_ADD1H_Msk
10404 #define RTC_CR_TSIE_Pos (15U)
10405 #define RTC_CR_TSIE_Msk (0x1U << RTC_CR_TSIE_Pos) /*!< 0x00008000 */
10406 #define RTC_CR_TSIE RTC_CR_TSIE_Msk
10407 #define RTC_CR_WUTIE_Pos (14U)
10408 #define RTC_CR_WUTIE_Msk (0x1U << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */
10409 #define RTC_CR_WUTIE RTC_CR_WUTIE_Msk
10410 #define RTC_CR_ALRBIE_Pos (13U)
10411 #define RTC_CR_ALRBIE_Msk (0x1U << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */
10412 #define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk
10413 #define RTC_CR_ALRAIE_Pos (12U)
10414 #define RTC_CR_ALRAIE_Msk (0x1U << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */
10415 #define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk
10416 #define RTC_CR_TSE_Pos (11U)
10417 #define RTC_CR_TSE_Msk (0x1U << RTC_CR_TSE_Pos) /*!< 0x00000800 */
10418 #define RTC_CR_TSE RTC_CR_TSE_Msk
10419 #define RTC_CR_WUTE_Pos (10U)
10420 #define RTC_CR_WUTE_Msk (0x1U << RTC_CR_WUTE_Pos) /*!< 0x00000400 */
10421 #define RTC_CR_WUTE RTC_CR_WUTE_Msk
10422 #define RTC_CR_ALRBE_Pos (9U)
10423 #define RTC_CR_ALRBE_Msk (0x1U << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */
10424 #define RTC_CR_ALRBE RTC_CR_ALRBE_Msk
10425 #define RTC_CR_ALRAE_Pos (8U)
10426 #define RTC_CR_ALRAE_Msk (0x1U << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */
10427 #define RTC_CR_ALRAE RTC_CR_ALRAE_Msk
10428 #define RTC_CR_DCE_Pos (7U)
10429 #define RTC_CR_DCE_Msk (0x1U << RTC_CR_DCE_Pos) /*!< 0x00000080 */
10430 #define RTC_CR_DCE RTC_CR_DCE_Msk
10431 #define RTC_CR_FMT_Pos (6U)
10432 #define RTC_CR_FMT_Msk (0x1U << RTC_CR_FMT_Pos) /*!< 0x00000040 */
10433 #define RTC_CR_FMT RTC_CR_FMT_Msk
10434 #define RTC_CR_BYPSHAD_Pos (5U)
10435 #define RTC_CR_BYPSHAD_Msk (0x1U << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */
10436 #define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk
10437 #define RTC_CR_REFCKON_Pos (4U)
10438 #define RTC_CR_REFCKON_Msk (0x1U << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */
10439 #define RTC_CR_REFCKON RTC_CR_REFCKON_Msk
10440 #define RTC_CR_TSEDGE_Pos (3U)
10441 #define RTC_CR_TSEDGE_Msk (0x1U << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */
10442 #define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk
10443 #define RTC_CR_WUCKSEL_Pos (0U)
10444 #define RTC_CR_WUCKSEL_Msk (0x7U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */
10445 #define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk
10446 #define RTC_CR_WUCKSEL_0 (0x1U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */
10447 #define RTC_CR_WUCKSEL_1 (0x2U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */
10448 #define RTC_CR_WUCKSEL_2 (0x4U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */
10449
10450 /* Legacy defines */
10451 #define RTC_CR_BCK RTC_CR_BKP
10452
10453 /******************** Bits definition for RTC_ISR register ******************/
10454 #define RTC_ISR_RECALPF_Pos (16U)
10455 #define RTC_ISR_RECALPF_Msk (0x1U << RTC_ISR_RECALPF_Pos) /*!< 0x00010000 */
10456 #define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk
10457 #define RTC_ISR_TAMP1F_Pos (13U)
10458 #define RTC_ISR_TAMP1F_Msk (0x1U << RTC_ISR_TAMP1F_Pos) /*!< 0x00002000 */
10459 #define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk
10460 #define RTC_ISR_TAMP2F_Pos (14U)
10461 #define RTC_ISR_TAMP2F_Msk (0x1U << RTC_ISR_TAMP2F_Pos) /*!< 0x00004000 */
10462 #define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk
10463 #define RTC_ISR_TSOVF_Pos (12U)
10464 #define RTC_ISR_TSOVF_Msk (0x1U << RTC_ISR_TSOVF_Pos) /*!< 0x00001000 */
10465 #define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk
10466 #define RTC_ISR_TSF_Pos (11U)
10467 #define RTC_ISR_TSF_Msk (0x1U << RTC_ISR_TSF_Pos) /*!< 0x00000800 */
10468 #define RTC_ISR_TSF RTC_ISR_TSF_Msk
10469 #define RTC_ISR_WUTF_Pos (10U)
10470 #define RTC_ISR_WUTF_Msk (0x1U << RTC_ISR_WUTF_Pos) /*!< 0x00000400 */
10471 #define RTC_ISR_WUTF RTC_ISR_WUTF_Msk
10472 #define RTC_ISR_ALRBF_Pos (9U)
10473 #define RTC_ISR_ALRBF_Msk (0x1U << RTC_ISR_ALRBF_Pos) /*!< 0x00000200 */
10474 #define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk
10475 #define RTC_ISR_ALRAF_Pos (8U)
10476 #define RTC_ISR_ALRAF_Msk (0x1U << RTC_ISR_ALRAF_Pos) /*!< 0x00000100 */
10477 #define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk
10478 #define RTC_ISR_INIT_Pos (7U)
10479 #define RTC_ISR_INIT_Msk (0x1U << RTC_ISR_INIT_Pos) /*!< 0x00000080 */
10480 #define RTC_ISR_INIT RTC_ISR_INIT_Msk
10481 #define RTC_ISR_INITF_Pos (6U)
10482 #define RTC_ISR_INITF_Msk (0x1U << RTC_ISR_INITF_Pos) /*!< 0x00000040 */
10483 #define RTC_ISR_INITF RTC_ISR_INITF_Msk
10484 #define RTC_ISR_RSF_Pos (5U)
10485 #define RTC_ISR_RSF_Msk (0x1U << RTC_ISR_RSF_Pos) /*!< 0x00000020 */
10486 #define RTC_ISR_RSF RTC_ISR_RSF_Msk
10487 #define RTC_ISR_INITS_Pos (4U)
10488 #define RTC_ISR_INITS_Msk (0x1U << RTC_ISR_INITS_Pos) /*!< 0x00000010 */
10489 #define RTC_ISR_INITS RTC_ISR_INITS_Msk
10490 #define RTC_ISR_SHPF_Pos (3U)
10491 #define RTC_ISR_SHPF_Msk (0x1U << RTC_ISR_SHPF_Pos) /*!< 0x00000008 */
10492 #define RTC_ISR_SHPF RTC_ISR_SHPF_Msk
10493 #define RTC_ISR_WUTWF_Pos (2U)
10494 #define RTC_ISR_WUTWF_Msk (0x1U << RTC_ISR_WUTWF_Pos) /*!< 0x00000004 */
10495 #define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk
10496 #define RTC_ISR_ALRBWF_Pos (1U)
10497 #define RTC_ISR_ALRBWF_Msk (0x1U << RTC_ISR_ALRBWF_Pos) /*!< 0x00000002 */
10498 #define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk
10499 #define RTC_ISR_ALRAWF_Pos (0U)
10500 #define RTC_ISR_ALRAWF_Msk (0x1U << RTC_ISR_ALRAWF_Pos) /*!< 0x00000001 */
10501 #define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk
10502
10503 /******************** Bits definition for RTC_PRER register *****************/
10504 #define RTC_PRER_PREDIV_A_Pos (16U)
10505 #define RTC_PRER_PREDIV_A_Msk (0x7FU << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */
10506 #define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk
10507 #define RTC_PRER_PREDIV_S_Pos (0U)
10508 #define RTC_PRER_PREDIV_S_Msk (0x7FFFU << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */
10509 #define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk
10510
10511 /******************** Bits definition for RTC_WUTR register *****************/
10512 #define RTC_WUTR_WUT_Pos (0U)
10513 #define RTC_WUTR_WUT_Msk (0xFFFFU << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */
10514 #define RTC_WUTR_WUT RTC_WUTR_WUT_Msk
10515
10516 /******************** Bits definition for RTC_CALIBR register ***************/
10517 #define RTC_CALIBR_DCS_Pos (7U)
10518 #define RTC_CALIBR_DCS_Msk (0x1U << RTC_CALIBR_DCS_Pos) /*!< 0x00000080 */
10519 #define RTC_CALIBR_DCS RTC_CALIBR_DCS_Msk
10520 #define RTC_CALIBR_DC_Pos (0U)
10521 #define RTC_CALIBR_DC_Msk (0x1FU << RTC_CALIBR_DC_Pos) /*!< 0x0000001F */
10522 #define RTC_CALIBR_DC RTC_CALIBR_DC_Msk
10523
10524 /******************** Bits definition for RTC_ALRMAR register ***************/
10525 #define RTC_ALRMAR_MSK4_Pos (31U)
10526 #define RTC_ALRMAR_MSK4_Msk (0x1U << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */
10527 #define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk
10528 #define RTC_ALRMAR_WDSEL_Pos (30U)
10529 #define RTC_ALRMAR_WDSEL_Msk (0x1U << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */
10530 #define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk
10531 #define RTC_ALRMAR_DT_Pos (28U)
10532 #define RTC_ALRMAR_DT_Msk (0x3U << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */
10533 #define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk
10534 #define RTC_ALRMAR_DT_0 (0x1U << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */
10535 #define RTC_ALRMAR_DT_1 (0x2U << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */
10536 #define RTC_ALRMAR_DU_Pos (24U)
10537 #define RTC_ALRMAR_DU_Msk (0xFU << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */
10538 #define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk
10539 #define RTC_ALRMAR_DU_0 (0x1U << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */
10540 #define RTC_ALRMAR_DU_1 (0x2U << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */
10541 #define RTC_ALRMAR_DU_2 (0x4U << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */
10542 #define RTC_ALRMAR_DU_3 (0x8U << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */
10543 #define RTC_ALRMAR_MSK3_Pos (23U)
10544 #define RTC_ALRMAR_MSK3_Msk (0x1U << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */
10545 #define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk
10546 #define RTC_ALRMAR_PM_Pos (22U)
10547 #define RTC_ALRMAR_PM_Msk (0x1U << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */
10548 #define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk
10549 #define RTC_ALRMAR_HT_Pos (20U)
10550 #define RTC_ALRMAR_HT_Msk (0x3U << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */
10551 #define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk
10552 #define RTC_ALRMAR_HT_0 (0x1U << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */
10553 #define RTC_ALRMAR_HT_1 (0x2U << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */
10554 #define RTC_ALRMAR_HU_Pos (16U)
10555 #define RTC_ALRMAR_HU_Msk (0xFU << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */
10556 #define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk
10557 #define RTC_ALRMAR_HU_0 (0x1U << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */
10558 #define RTC_ALRMAR_HU_1 (0x2U << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */
10559 #define RTC_ALRMAR_HU_2 (0x4U << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */
10560 #define RTC_ALRMAR_HU_3 (0x8U << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */
10561 #define RTC_ALRMAR_MSK2_Pos (15U)
10562 #define RTC_ALRMAR_MSK2_Msk (0x1U << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */
10563 #define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk
10564 #define RTC_ALRMAR_MNT_Pos (12U)
10565 #define RTC_ALRMAR_MNT_Msk (0x7U << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */
10566 #define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk
10567 #define RTC_ALRMAR_MNT_0 (0x1U << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */
10568 #define RTC_ALRMAR_MNT_1 (0x2U << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */
10569 #define RTC_ALRMAR_MNT_2 (0x4U << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */
10570 #define RTC_ALRMAR_MNU_Pos (8U)
10571 #define RTC_ALRMAR_MNU_Msk (0xFU << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */
10572 #define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk
10573 #define RTC_ALRMAR_MNU_0 (0x1U << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */
10574 #define RTC_ALRMAR_MNU_1 (0x2U << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */
10575 #define RTC_ALRMAR_MNU_2 (0x4U << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */
10576 #define RTC_ALRMAR_MNU_3 (0x8U << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */
10577 #define RTC_ALRMAR_MSK1_Pos (7U)
10578 #define RTC_ALRMAR_MSK1_Msk (0x1U << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */
10579 #define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk
10580 #define RTC_ALRMAR_ST_Pos (4U)
10581 #define RTC_ALRMAR_ST_Msk (0x7U << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */
10582 #define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk
10583 #define RTC_ALRMAR_ST_0 (0x1U << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */
10584 #define RTC_ALRMAR_ST_1 (0x2U << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */
10585 #define RTC_ALRMAR_ST_2 (0x4U << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */
10586 #define RTC_ALRMAR_SU_Pos (0U)
10587 #define RTC_ALRMAR_SU_Msk (0xFU << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */
10588 #define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk
10589 #define RTC_ALRMAR_SU_0 (0x1U << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */
10590 #define RTC_ALRMAR_SU_1 (0x2U << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */
10591 #define RTC_ALRMAR_SU_2 (0x4U << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */
10592 #define RTC_ALRMAR_SU_3 (0x8U << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */
10593
10594 /******************** Bits definition for RTC_ALRMBR register ***************/
10595 #define RTC_ALRMBR_MSK4_Pos (31U)
10596 #define RTC_ALRMBR_MSK4_Msk (0x1U << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */
10597 #define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk
10598 #define RTC_ALRMBR_WDSEL_Pos (30U)
10599 #define RTC_ALRMBR_WDSEL_Msk (0x1U << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */
10600 #define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk
10601 #define RTC_ALRMBR_DT_Pos (28U)
10602 #define RTC_ALRMBR_DT_Msk (0x3U << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */
10603 #define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk
10604 #define RTC_ALRMBR_DT_0 (0x1U << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */
10605 #define RTC_ALRMBR_DT_1 (0x2U << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */
10606 #define RTC_ALRMBR_DU_Pos (24U)
10607 #define RTC_ALRMBR_DU_Msk (0xFU << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */
10608 #define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk
10609 #define RTC_ALRMBR_DU_0 (0x1U << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */
10610 #define RTC_ALRMBR_DU_1 (0x2U << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */
10611 #define RTC_ALRMBR_DU_2 (0x4U << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */
10612 #define RTC_ALRMBR_DU_3 (0x8U << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */
10613 #define RTC_ALRMBR_MSK3_Pos (23U)
10614 #define RTC_ALRMBR_MSK3_Msk (0x1U << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */
10615 #define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk
10616 #define RTC_ALRMBR_PM_Pos (22U)
10617 #define RTC_ALRMBR_PM_Msk (0x1U << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */
10618 #define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk
10619 #define RTC_ALRMBR_HT_Pos (20U)
10620 #define RTC_ALRMBR_HT_Msk (0x3U << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */
10621 #define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk
10622 #define RTC_ALRMBR_HT_0 (0x1U << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */
10623 #define RTC_ALRMBR_HT_1 (0x2U << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */
10624 #define RTC_ALRMBR_HU_Pos (16U)
10625 #define RTC_ALRMBR_HU_Msk (0xFU << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */
10626 #define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk
10627 #define RTC_ALRMBR_HU_0 (0x1U << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */
10628 #define RTC_ALRMBR_HU_1 (0x2U << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */
10629 #define RTC_ALRMBR_HU_2 (0x4U << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */
10630 #define RTC_ALRMBR_HU_3 (0x8U << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */
10631 #define RTC_ALRMBR_MSK2_Pos (15U)
10632 #define RTC_ALRMBR_MSK2_Msk (0x1U << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */
10633 #define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk
10634 #define RTC_ALRMBR_MNT_Pos (12U)
10635 #define RTC_ALRMBR_MNT_Msk (0x7U << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */
10636 #define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk
10637 #define RTC_ALRMBR_MNT_0 (0x1U << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */
10638 #define RTC_ALRMBR_MNT_1 (0x2U << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */
10639 #define RTC_ALRMBR_MNT_2 (0x4U << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */
10640 #define RTC_ALRMBR_MNU_Pos (8U)
10641 #define RTC_ALRMBR_MNU_Msk (0xFU << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */
10642 #define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk
10643 #define RTC_ALRMBR_MNU_0 (0x1U << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */
10644 #define RTC_ALRMBR_MNU_1 (0x2U << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */
10645 #define RTC_ALRMBR_MNU_2 (0x4U << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */
10646 #define RTC_ALRMBR_MNU_3 (0x8U << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */
10647 #define RTC_ALRMBR_MSK1_Pos (7U)
10648 #define RTC_ALRMBR_MSK1_Msk (0x1U << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */
10649 #define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk
10650 #define RTC_ALRMBR_ST_Pos (4U)
10651 #define RTC_ALRMBR_ST_Msk (0x7U << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */
10652 #define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk
10653 #define RTC_ALRMBR_ST_0 (0x1U << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */
10654 #define RTC_ALRMBR_ST_1 (0x2U << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */
10655 #define RTC_ALRMBR_ST_2 (0x4U << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */
10656 #define RTC_ALRMBR_SU_Pos (0U)
10657 #define RTC_ALRMBR_SU_Msk (0xFU << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */
10658 #define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk
10659 #define RTC_ALRMBR_SU_0 (0x1U << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */
10660 #define RTC_ALRMBR_SU_1 (0x2U << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */
10661 #define RTC_ALRMBR_SU_2 (0x4U << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */
10662 #define RTC_ALRMBR_SU_3 (0x8U << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */
10663
10664 /******************** Bits definition for RTC_WPR register ******************/
10665 #define RTC_WPR_KEY_Pos (0U)
10666 #define RTC_WPR_KEY_Msk (0xFFU << RTC_WPR_KEY_Pos) /*!< 0x000000FF */
10667 #define RTC_WPR_KEY RTC_WPR_KEY_Msk
10668
10669 /******************** Bits definition for RTC_SSR register ******************/
10670 #define RTC_SSR_SS_Pos (0U)
10671 #define RTC_SSR_SS_Msk (0xFFFFU << RTC_SSR_SS_Pos) /*!< 0x0000FFFF */
10672 #define RTC_SSR_SS RTC_SSR_SS_Msk
10673
10674 /******************** Bits definition for RTC_SHIFTR register ***************/
10675 #define RTC_SHIFTR_SUBFS_Pos (0U)
10676 #define RTC_SHIFTR_SUBFS_Msk (0x7FFFU << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */
10677 #define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk
10678 #define RTC_SHIFTR_ADD1S_Pos (31U)
10679 #define RTC_SHIFTR_ADD1S_Msk (0x1U << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */
10680 #define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk
10681
10682 /******************** Bits definition for RTC_TSTR register *****************/
10683 #define RTC_TSTR_PM_Pos (22U)
10684 #define RTC_TSTR_PM_Msk (0x1U << RTC_TSTR_PM_Pos) /*!< 0x00400000 */
10685 #define RTC_TSTR_PM RTC_TSTR_PM_Msk
10686 #define RTC_TSTR_HT_Pos (20U)
10687 #define RTC_TSTR_HT_Msk (0x3U << RTC_TSTR_HT_Pos) /*!< 0x00300000 */
10688 #define RTC_TSTR_HT RTC_TSTR_HT_Msk
10689 #define RTC_TSTR_HT_0 (0x1U << RTC_TSTR_HT_Pos) /*!< 0x00100000 */
10690 #define RTC_TSTR_HT_1 (0x2U << RTC_TSTR_HT_Pos) /*!< 0x00200000 */
10691 #define RTC_TSTR_HU_Pos (16U)
10692 #define RTC_TSTR_HU_Msk (0xFU << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */
10693 #define RTC_TSTR_HU RTC_TSTR_HU_Msk
10694 #define RTC_TSTR_HU_0 (0x1U << RTC_TSTR_HU_Pos) /*!< 0x00010000 */
10695 #define RTC_TSTR_HU_1 (0x2U << RTC_TSTR_HU_Pos) /*!< 0x00020000 */
10696 #define RTC_TSTR_HU_2 (0x4U << RTC_TSTR_HU_Pos) /*!< 0x00040000 */
10697 #define RTC_TSTR_HU_3 (0x8U << RTC_TSTR_HU_Pos) /*!< 0x00080000 */
10698 #define RTC_TSTR_MNT_Pos (12U)
10699 #define RTC_TSTR_MNT_Msk (0x7U << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */
10700 #define RTC_TSTR_MNT RTC_TSTR_MNT_Msk
10701 #define RTC_TSTR_MNT_0 (0x1U << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */
10702 #define RTC_TSTR_MNT_1 (0x2U << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */
10703 #define RTC_TSTR_MNT_2 (0x4U << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */
10704 #define RTC_TSTR_MNU_Pos (8U)
10705 #define RTC_TSTR_MNU_Msk (0xFU << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */
10706 #define RTC_TSTR_MNU RTC_TSTR_MNU_Msk
10707 #define RTC_TSTR_MNU_0 (0x1U << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */
10708 #define RTC_TSTR_MNU_1 (0x2U << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */
10709 #define RTC_TSTR_MNU_2 (0x4U << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */
10710 #define RTC_TSTR_MNU_3 (0x8U << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */
10711 #define RTC_TSTR_ST_Pos (4U)
10712 #define RTC_TSTR_ST_Msk (0x7U << RTC_TSTR_ST_Pos) /*!< 0x00000070 */
10713 #define RTC_TSTR_ST RTC_TSTR_ST_Msk
10714 #define RTC_TSTR_ST_0 (0x1U << RTC_TSTR_ST_Pos) /*!< 0x00000010 */
10715 #define RTC_TSTR_ST_1 (0x2U << RTC_TSTR_ST_Pos) /*!< 0x00000020 */
10716 #define RTC_TSTR_ST_2 (0x4U << RTC_TSTR_ST_Pos) /*!< 0x00000040 */
10717 #define RTC_TSTR_SU_Pos (0U)
10718 #define RTC_TSTR_SU_Msk (0xFU << RTC_TSTR_SU_Pos) /*!< 0x0000000F */
10719 #define RTC_TSTR_SU RTC_TSTR_SU_Msk
10720 #define RTC_TSTR_SU_0 (0x1U << RTC_TSTR_SU_Pos) /*!< 0x00000001 */
10721 #define RTC_TSTR_SU_1 (0x2U << RTC_TSTR_SU_Pos) /*!< 0x00000002 */
10722 #define RTC_TSTR_SU_2 (0x4U << RTC_TSTR_SU_Pos) /*!< 0x00000004 */
10723 #define RTC_TSTR_SU_3 (0x8U << RTC_TSTR_SU_Pos) /*!< 0x00000008 */
10724
10725 /******************** Bits definition for RTC_TSDR register *****************/
10726 #define RTC_TSDR_WDU_Pos (13U)
10727 #define RTC_TSDR_WDU_Msk (0x7U << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */
10728 #define RTC_TSDR_WDU RTC_TSDR_WDU_Msk
10729 #define RTC_TSDR_WDU_0 (0x1U << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */
10730 #define RTC_TSDR_WDU_1 (0x2U << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */
10731 #define RTC_TSDR_WDU_2 (0x4U << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */
10732 #define RTC_TSDR_MT_Pos (12U)
10733 #define RTC_TSDR_MT_Msk (0x1U << RTC_TSDR_MT_Pos) /*!< 0x00001000 */
10734 #define RTC_TSDR_MT RTC_TSDR_MT_Msk
10735 #define RTC_TSDR_MU_Pos (8U)
10736 #define RTC_TSDR_MU_Msk (0xFU << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */
10737 #define RTC_TSDR_MU RTC_TSDR_MU_Msk
10738 #define RTC_TSDR_MU_0 (0x1U << RTC_TSDR_MU_Pos) /*!< 0x00000100 */
10739 #define RTC_TSDR_MU_1 (0x2U << RTC_TSDR_MU_Pos) /*!< 0x00000200 */
10740 #define RTC_TSDR_MU_2 (0x4U << RTC_TSDR_MU_Pos) /*!< 0x00000400 */
10741 #define RTC_TSDR_MU_3 (0x8U << RTC_TSDR_MU_Pos) /*!< 0x00000800 */
10742 #define RTC_TSDR_DT_Pos (4U)
10743 #define RTC_TSDR_DT_Msk (0x3U << RTC_TSDR_DT_Pos) /*!< 0x00000030 */
10744 #define RTC_TSDR_DT RTC_TSDR_DT_Msk
10745 #define RTC_TSDR_DT_0 (0x1U << RTC_TSDR_DT_Pos) /*!< 0x00000010 */
10746 #define RTC_TSDR_DT_1 (0x2U << RTC_TSDR_DT_Pos) /*!< 0x00000020 */
10747 #define RTC_TSDR_DU_Pos (0U)
10748 #define RTC_TSDR_DU_Msk (0xFU << RTC_TSDR_DU_Pos) /*!< 0x0000000F */
10749 #define RTC_TSDR_DU RTC_TSDR_DU_Msk
10750 #define RTC_TSDR_DU_0 (0x1U << RTC_TSDR_DU_Pos) /*!< 0x00000001 */
10751 #define RTC_TSDR_DU_1 (0x2U << RTC_TSDR_DU_Pos) /*!< 0x00000002 */
10752 #define RTC_TSDR_DU_2 (0x4U << RTC_TSDR_DU_Pos) /*!< 0x00000004 */
10753 #define RTC_TSDR_DU_3 (0x8U << RTC_TSDR_DU_Pos) /*!< 0x00000008 */
10754
10755 /******************** Bits definition for RTC_TSSSR register ****************/
10756 #define RTC_TSSSR_SS_Pos (0U)
10757 #define RTC_TSSSR_SS_Msk (0xFFFFU << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */
10758 #define RTC_TSSSR_SS RTC_TSSSR_SS_Msk
10759
10760 /******************** Bits definition for RTC_CAL register *****************/
10761 #define RTC_CALR_CALP_Pos (15U)
10762 #define RTC_CALR_CALP_Msk (0x1U << RTC_CALR_CALP_Pos) /*!< 0x00008000 */
10763 #define RTC_CALR_CALP RTC_CALR_CALP_Msk
10764 #define RTC_CALR_CALW8_Pos (14U)
10765 #define RTC_CALR_CALW8_Msk (0x1U << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */
10766 #define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk
10767 #define RTC_CALR_CALW16_Pos (13U)
10768 #define RTC_CALR_CALW16_Msk (0x1U << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */
10769 #define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk
10770 #define RTC_CALR_CALM_Pos (0U)
10771 #define RTC_CALR_CALM_Msk (0x1FFU << RTC_CALR_CALM_Pos) /*!< 0x000001FF */
10772 #define RTC_CALR_CALM RTC_CALR_CALM_Msk
10773 #define RTC_CALR_CALM_0 (0x001U << RTC_CALR_CALM_Pos) /*!< 0x00000001 */
10774 #define RTC_CALR_CALM_1 (0x002U << RTC_CALR_CALM_Pos) /*!< 0x00000002 */
10775 #define RTC_CALR_CALM_2 (0x004U << RTC_CALR_CALM_Pos) /*!< 0x00000004 */
10776 #define RTC_CALR_CALM_3 (0x008U << RTC_CALR_CALM_Pos) /*!< 0x00000008 */
10777 #define RTC_CALR_CALM_4 (0x010U << RTC_CALR_CALM_Pos) /*!< 0x00000010 */
10778 #define RTC_CALR_CALM_5 (0x020U << RTC_CALR_CALM_Pos) /*!< 0x00000020 */
10779 #define RTC_CALR_CALM_6 (0x040U << RTC_CALR_CALM_Pos) /*!< 0x00000040 */
10780 #define RTC_CALR_CALM_7 (0x080U << RTC_CALR_CALM_Pos) /*!< 0x00000080 */
10781 #define RTC_CALR_CALM_8 (0x100U << RTC_CALR_CALM_Pos) /*!< 0x00000100 */
10782
10783 /******************** Bits definition for RTC_TAFCR register ****************/
10784 #define RTC_TAFCR_ALARMOUTTYPE_Pos (18U)
10785 #define RTC_TAFCR_ALARMOUTTYPE_Msk (0x1U << RTC_TAFCR_ALARMOUTTYPE_Pos) /*!< 0x00040000 */
10786 #define RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE_Msk
10787 #define RTC_TAFCR_TSINSEL_Pos (17U)
10788 #define RTC_TAFCR_TSINSEL_Msk (0x1U << RTC_TAFCR_TSINSEL_Pos) /*!< 0x00020000 */
10789 #define RTC_TAFCR_TSINSEL RTC_TAFCR_TSINSEL_Msk
10790 #define RTC_TAFCR_TAMP1INSEL_Pos (16U)
10791 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1U << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */
10792 #define RTC_TAFCR_TAMP1INSEL RTC_TAFCR_TAMP1INSEL_Msk
10793 #define RTC_TAFCR_TAMPPUDIS_Pos (15U)
10794 #define RTC_TAFCR_TAMPPUDIS_Msk (0x1U << RTC_TAFCR_TAMPPUDIS_Pos) /*!< 0x00008000 */
10795 #define RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk
10796 #define RTC_TAFCR_TAMPPRCH_Pos (13U)
10797 #define RTC_TAFCR_TAMPPRCH_Msk (0x3U << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00006000 */
10798 #define RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk
10799 #define RTC_TAFCR_TAMPPRCH_0 (0x1U << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00002000 */
10800 #define RTC_TAFCR_TAMPPRCH_1 (0x2U << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00004000 */
10801 #define RTC_TAFCR_TAMPFLT_Pos (11U)
10802 #define RTC_TAFCR_TAMPFLT_Msk (0x3U << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001800 */
10803 #define RTC_TAFCR_TAMPFLT RTC_TAFCR_TAMPFLT_Msk
10804 #define RTC_TAFCR_TAMPFLT_0 (0x1U << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00000800 */
10805 #define RTC_TAFCR_TAMPFLT_1 (0x2U << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001000 */
10806 #define RTC_TAFCR_TAMPFREQ_Pos (8U)
10807 #define RTC_TAFCR_TAMPFREQ_Msk (0x7U << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000700 */
10808 #define RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk
10809 #define RTC_TAFCR_TAMPFREQ_0 (0x1U << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000100 */
10810 #define RTC_TAFCR_TAMPFREQ_1 (0x2U << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000200 */
10811 #define RTC_TAFCR_TAMPFREQ_2 (0x4U << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000400 */
10812 #define RTC_TAFCR_TAMPTS_Pos (7U)
10813 #define RTC_TAFCR_TAMPTS_Msk (0x1U << RTC_TAFCR_TAMPTS_Pos) /*!< 0x00000080 */
10814 #define RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk
10815 #define RTC_TAFCR_TAMP2TRG_Pos (4U)
10816 #define RTC_TAFCR_TAMP2TRG_Msk (0x1U << RTC_TAFCR_TAMP2TRG_Pos) /*!< 0x00000010 */
10817 #define RTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG_Msk
10818 #define RTC_TAFCR_TAMP2E_Pos (3U)
10819 #define RTC_TAFCR_TAMP2E_Msk (0x1U << RTC_TAFCR_TAMP2E_Pos) /*!< 0x00000008 */
10820 #define RTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E_Msk
10821 #define RTC_TAFCR_TAMPIE_Pos (2U)
10822 #define RTC_TAFCR_TAMPIE_Msk (0x1U << RTC_TAFCR_TAMPIE_Pos) /*!< 0x00000004 */
10823 #define RTC_TAFCR_TAMPIE RTC_TAFCR_TAMPIE_Msk
10824 #define RTC_TAFCR_TAMP1TRG_Pos (1U)
10825 #define RTC_TAFCR_TAMP1TRG_Msk (0x1U << RTC_TAFCR_TAMP1TRG_Pos) /*!< 0x00000002 */
10826 #define RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk
10827 #define RTC_TAFCR_TAMP1E_Pos (0U)
10828 #define RTC_TAFCR_TAMP1E_Msk (0x1U << RTC_TAFCR_TAMP1E_Pos) /*!< 0x00000001 */
10829 #define RTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E_Msk
10830
10831 /* Legacy defines */
10832 #define RTC_TAFCR_TAMPINSEL RTC_TAFCR_TAMP1INSEL
10833
10834 /******************** Bits definition for RTC_ALRMASSR register *************/
10835 #define RTC_ALRMASSR_MASKSS_Pos (24U)
10836 #define RTC_ALRMASSR_MASKSS_Msk (0xFU << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */
10837 #define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk
10838 #define RTC_ALRMASSR_MASKSS_0 (0x1U << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */
10839 #define RTC_ALRMASSR_MASKSS_1 (0x2U << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */
10840 #define RTC_ALRMASSR_MASKSS_2 (0x4U << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */
10841 #define RTC_ALRMASSR_MASKSS_3 (0x8U << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */
10842 #define RTC_ALRMASSR_SS_Pos (0U)
10843 #define RTC_ALRMASSR_SS_Msk (0x7FFFU << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */
10844 #define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk
10845
10846 /******************** Bits definition for RTC_ALRMBSSR register *************/
10847 #define RTC_ALRMBSSR_MASKSS_Pos (24U)
10848 #define RTC_ALRMBSSR_MASKSS_Msk (0xFU << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */
10849 #define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk
10850 #define RTC_ALRMBSSR_MASKSS_0 (0x1U << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */
10851 #define RTC_ALRMBSSR_MASKSS_1 (0x2U << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */
10852 #define RTC_ALRMBSSR_MASKSS_2 (0x4U << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */
10853 #define RTC_ALRMBSSR_MASKSS_3 (0x8U << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */
10854 #define RTC_ALRMBSSR_SS_Pos (0U)
10855 #define RTC_ALRMBSSR_SS_Msk (0x7FFFU << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */
10856 #define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk
10857
10858 /******************** Bits definition for RTC_BKP0R register ****************/
10859 #define RTC_BKP0R_Pos (0U)
10860 #define RTC_BKP0R_Msk (0xFFFFFFFFU << RTC_BKP0R_Pos) /*!< 0xFFFFFFFF */
10861 #define RTC_BKP0R RTC_BKP0R_Msk
10862
10863 /******************** Bits definition for RTC_BKP1R register ****************/
10864 #define RTC_BKP1R_Pos (0U)
10865 #define RTC_BKP1R_Msk (0xFFFFFFFFU << RTC_BKP1R_Pos) /*!< 0xFFFFFFFF */
10866 #define RTC_BKP1R RTC_BKP1R_Msk
10867
10868 /******************** Bits definition for RTC_BKP2R register ****************/
10869 #define RTC_BKP2R_Pos (0U)
10870 #define RTC_BKP2R_Msk (0xFFFFFFFFU << RTC_BKP2R_Pos) /*!< 0xFFFFFFFF */
10871 #define RTC_BKP2R RTC_BKP2R_Msk
10872
10873 /******************** Bits definition for RTC_BKP3R register ****************/
10874 #define RTC_BKP3R_Pos (0U)
10875 #define RTC_BKP3R_Msk (0xFFFFFFFFU << RTC_BKP3R_Pos) /*!< 0xFFFFFFFF */
10876 #define RTC_BKP3R RTC_BKP3R_Msk
10877
10878 /******************** Bits definition for RTC_BKP4R register ****************/
10879 #define RTC_BKP4R_Pos (0U)
10880 #define RTC_BKP4R_Msk (0xFFFFFFFFU << RTC_BKP4R_Pos) /*!< 0xFFFFFFFF */
10881 #define RTC_BKP4R RTC_BKP4R_Msk
10882
10883 /******************** Bits definition for RTC_BKP5R register ****************/
10884 #define RTC_BKP5R_Pos (0U)
10885 #define RTC_BKP5R_Msk (0xFFFFFFFFU << RTC_BKP5R_Pos) /*!< 0xFFFFFFFF */
10886 #define RTC_BKP5R RTC_BKP5R_Msk
10887
10888 /******************** Bits definition for RTC_BKP6R register ****************/
10889 #define RTC_BKP6R_Pos (0U)
10890 #define RTC_BKP6R_Msk (0xFFFFFFFFU << RTC_BKP6R_Pos) /*!< 0xFFFFFFFF */
10891 #define RTC_BKP6R RTC_BKP6R_Msk
10892
10893 /******************** Bits definition for RTC_BKP7R register ****************/
10894 #define RTC_BKP7R_Pos (0U)
10895 #define RTC_BKP7R_Msk (0xFFFFFFFFU << RTC_BKP7R_Pos) /*!< 0xFFFFFFFF */
10896 #define RTC_BKP7R RTC_BKP7R_Msk
10897
10898 /******************** Bits definition for RTC_BKP8R register ****************/
10899 #define RTC_BKP8R_Pos (0U)
10900 #define RTC_BKP8R_Msk (0xFFFFFFFFU << RTC_BKP8R_Pos) /*!< 0xFFFFFFFF */
10901 #define RTC_BKP8R RTC_BKP8R_Msk
10902
10903 /******************** Bits definition for RTC_BKP9R register ****************/
10904 #define RTC_BKP9R_Pos (0U)
10905 #define RTC_BKP9R_Msk (0xFFFFFFFFU << RTC_BKP9R_Pos) /*!< 0xFFFFFFFF */
10906 #define RTC_BKP9R RTC_BKP9R_Msk
10907
10908 /******************** Bits definition for RTC_BKP10R register ***************/
10909 #define RTC_BKP10R_Pos (0U)
10910 #define RTC_BKP10R_Msk (0xFFFFFFFFU << RTC_BKP10R_Pos) /*!< 0xFFFFFFFF */
10911 #define RTC_BKP10R RTC_BKP10R_Msk
10912
10913 /******************** Bits definition for RTC_BKP11R register ***************/
10914 #define RTC_BKP11R_Pos (0U)
10915 #define RTC_BKP11R_Msk (0xFFFFFFFFU << RTC_BKP11R_Pos) /*!< 0xFFFFFFFF */
10916 #define RTC_BKP11R RTC_BKP11R_Msk
10917
10918 /******************** Bits definition for RTC_BKP12R register ***************/
10919 #define RTC_BKP12R_Pos (0U)
10920 #define RTC_BKP12R_Msk (0xFFFFFFFFU << RTC_BKP12R_Pos) /*!< 0xFFFFFFFF */
10921 #define RTC_BKP12R RTC_BKP12R_Msk
10922
10923 /******************** Bits definition for RTC_BKP13R register ***************/
10924 #define RTC_BKP13R_Pos (0U)
10925 #define RTC_BKP13R_Msk (0xFFFFFFFFU << RTC_BKP13R_Pos) /*!< 0xFFFFFFFF */
10926 #define RTC_BKP13R RTC_BKP13R_Msk
10927
10928 /******************** Bits definition for RTC_BKP14R register ***************/
10929 #define RTC_BKP14R_Pos (0U)
10930 #define RTC_BKP14R_Msk (0xFFFFFFFFU << RTC_BKP14R_Pos) /*!< 0xFFFFFFFF */
10931 #define RTC_BKP14R RTC_BKP14R_Msk
10932
10933 /******************** Bits definition for RTC_BKP15R register ***************/
10934 #define RTC_BKP15R_Pos (0U)
10935 #define RTC_BKP15R_Msk (0xFFFFFFFFU << RTC_BKP15R_Pos) /*!< 0xFFFFFFFF */
10936 #define RTC_BKP15R RTC_BKP15R_Msk
10937
10938 /******************** Bits definition for RTC_BKP16R register ***************/
10939 #define RTC_BKP16R_Pos (0U)
10940 #define RTC_BKP16R_Msk (0xFFFFFFFFU << RTC_BKP16R_Pos) /*!< 0xFFFFFFFF */
10941 #define RTC_BKP16R RTC_BKP16R_Msk
10942
10943 /******************** Bits definition for RTC_BKP17R register ***************/
10944 #define RTC_BKP17R_Pos (0U)
10945 #define RTC_BKP17R_Msk (0xFFFFFFFFU << RTC_BKP17R_Pos) /*!< 0xFFFFFFFF */
10946 #define RTC_BKP17R RTC_BKP17R_Msk
10947
10948 /******************** Bits definition for RTC_BKP18R register ***************/
10949 #define RTC_BKP18R_Pos (0U)
10950 #define RTC_BKP18R_Msk (0xFFFFFFFFU << RTC_BKP18R_Pos) /*!< 0xFFFFFFFF */
10951 #define RTC_BKP18R RTC_BKP18R_Msk
10952
10953 /******************** Bits definition for RTC_BKP19R register ***************/
10954 #define RTC_BKP19R_Pos (0U)
10955 #define RTC_BKP19R_Msk (0xFFFFFFFFU << RTC_BKP19R_Pos) /*!< 0xFFFFFFFF */
10956 #define RTC_BKP19R RTC_BKP19R_Msk
10957
10958 /******************** Number of backup registers ******************************/
10959 #define RTC_BKP_NUMBER 0x000000014U
10960
10961 /******************************************************************************/
10962 /* */
10963 /* Serial Audio Interface */
10964 /* */
10965 /******************************************************************************/
10966 /******************** Bit definition for SAI_GCR register *******************/
10967 #define SAI_GCR_SYNCIN_Pos (0U)
10968 #define SAI_GCR_SYNCIN_Msk (0x3U << SAI_GCR_SYNCIN_Pos) /*!< 0x00000003 */
10969 #define SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk /*!<SYNCIN[1:0] bits (Synchronization Inputs) */
10970 #define SAI_GCR_SYNCIN_0 (0x1U << SAI_GCR_SYNCIN_Pos) /*!< 0x00000001 */
10971 #define SAI_GCR_SYNCIN_1 (0x2U << SAI_GCR_SYNCIN_Pos) /*!< 0x00000002 */
10972
10973 #define SAI_GCR_SYNCOUT_Pos (4U)
10974 #define SAI_GCR_SYNCOUT_Msk (0x3U << SAI_GCR_SYNCOUT_Pos) /*!< 0x00000030 */
10975 #define SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk /*!<SYNCOUT[1:0] bits (Synchronization Outputs) */
10976 #define SAI_GCR_SYNCOUT_0 (0x1U << SAI_GCR_SYNCOUT_Pos) /*!< 0x00000010 */
10977 #define SAI_GCR_SYNCOUT_1 (0x2U << SAI_GCR_SYNCOUT_Pos) /*!< 0x00000020 */
10978
10979 /******************* Bit definition for SAI_xCR1 register *******************/
10980 #define SAI_xCR1_MODE_Pos (0U)
10981 #define SAI_xCR1_MODE_Msk (0x3U << SAI_xCR1_MODE_Pos) /*!< 0x00000003 */
10982 #define SAI_xCR1_MODE SAI_xCR1_MODE_Msk /*!<MODE[1:0] bits (Audio Block Mode) */
10983 #define SAI_xCR1_MODE_0 (0x1U << SAI_xCR1_MODE_Pos) /*!< 0x00000001 */
10984 #define SAI_xCR1_MODE_1 (0x2U << SAI_xCR1_MODE_Pos) /*!< 0x00000002 */
10985
10986 #define SAI_xCR1_PRTCFG_Pos (2U)
10987 #define SAI_xCR1_PRTCFG_Msk (0x3U << SAI_xCR1_PRTCFG_Pos) /*!< 0x0000000C */
10988 #define SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk /*!<PRTCFG[1:0] bits (Protocol Configuration) */
10989 #define SAI_xCR1_PRTCFG_0 (0x1U << SAI_xCR1_PRTCFG_Pos) /*!< 0x00000004 */
10990 #define SAI_xCR1_PRTCFG_1 (0x2U << SAI_xCR1_PRTCFG_Pos) /*!< 0x00000008 */
10991
10992 #define SAI_xCR1_DS_Pos (5U)
10993 #define SAI_xCR1_DS_Msk (0x7U << SAI_xCR1_DS_Pos) /*!< 0x000000E0 */
10994 #define SAI_xCR1_DS SAI_xCR1_DS_Msk /*!<DS[1:0] bits (Data Size) */
10995 #define SAI_xCR1_DS_0 (0x1U << SAI_xCR1_DS_Pos) /*!< 0x00000020 */
10996 #define SAI_xCR1_DS_1 (0x2U << SAI_xCR1_DS_Pos) /*!< 0x00000040 */
10997 #define SAI_xCR1_DS_2 (0x4U << SAI_xCR1_DS_Pos) /*!< 0x00000080 */
10998
10999 #define SAI_xCR1_LSBFIRST_Pos (8U)
11000 #define SAI_xCR1_LSBFIRST_Msk (0x1U << SAI_xCR1_LSBFIRST_Pos) /*!< 0x00000100 */
11001 #define SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk /*!<LSB First Configuration */
11002 #define SAI_xCR1_CKSTR_Pos (9U)
11003 #define SAI_xCR1_CKSTR_Msk (0x1U << SAI_xCR1_CKSTR_Pos) /*!< 0x00000200 */
11004 #define SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk /*!<ClocK STRobing edge */
11005
11006 #define SAI_xCR1_SYNCEN_Pos (10U)
11007 #define SAI_xCR1_SYNCEN_Msk (0x3U << SAI_xCR1_SYNCEN_Pos) /*!< 0x00000C00 */
11008 #define SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk /*!<SYNCEN[1:0](SYNChronization ENable) */
11009 #define SAI_xCR1_SYNCEN_0 (0x1U << SAI_xCR1_SYNCEN_Pos) /*!< 0x00000400 */
11010 #define SAI_xCR1_SYNCEN_1 (0x2U << SAI_xCR1_SYNCEN_Pos) /*!< 0x00000800 */
11011
11012 #define SAI_xCR1_MONO_Pos (12U)
11013 #define SAI_xCR1_MONO_Msk (0x1U << SAI_xCR1_MONO_Pos) /*!< 0x00001000 */
11014 #define SAI_xCR1_MONO SAI_xCR1_MONO_Msk /*!<Mono mode */
11015 #define SAI_xCR1_OUTDRIV_Pos (13U)
11016 #define SAI_xCR1_OUTDRIV_Msk (0x1U << SAI_xCR1_OUTDRIV_Pos) /*!< 0x00002000 */
11017 #define SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk /*!<Output Drive */
11018 #define SAI_xCR1_SAIEN_Pos (16U)
11019 #define SAI_xCR1_SAIEN_Msk (0x1U << SAI_xCR1_SAIEN_Pos) /*!< 0x00010000 */
11020 #define SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk /*!<Audio Block enable */
11021 #define SAI_xCR1_DMAEN_Pos (17U)
11022 #define SAI_xCR1_DMAEN_Msk (0x1U << SAI_xCR1_DMAEN_Pos) /*!< 0x00020000 */
11023 #define SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk /*!<DMA enable */
11024 #define SAI_xCR1_NODIV_Pos (19U)
11025 #define SAI_xCR1_NODIV_Msk (0x1U << SAI_xCR1_NODIV_Pos) /*!< 0x00080000 */
11026 #define SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk /*!<No Divider Configuration */
11027
11028 #define SAI_xCR1_MCKDIV_Pos (20U)
11029 #define SAI_xCR1_MCKDIV_Msk (0xFU << SAI_xCR1_MCKDIV_Pos) /*!< 0x00F00000 */
11030 #define SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk /*!<MCKDIV[3:0] (Master ClocK Divider) */
11031 #define SAI_xCR1_MCKDIV_0 (0x1U << SAI_xCR1_MCKDIV_Pos) /*!< 0x00100000 */
11032 #define SAI_xCR1_MCKDIV_1 (0x2U << SAI_xCR1_MCKDIV_Pos) /*!< 0x00200000 */
11033 #define SAI_xCR1_MCKDIV_2 (0x4U << SAI_xCR1_MCKDIV_Pos) /*!< 0x00400000 */
11034 #define SAI_xCR1_MCKDIV_3 (0x8U << SAI_xCR1_MCKDIV_Pos) /*!< 0x00800000 */
11035
11036 /******************* Bit definition for SAI_xCR2 register *******************/
11037 #define SAI_xCR2_FTH_Pos (0U)
11038 #define SAI_xCR2_FTH_Msk (0x7U << SAI_xCR2_FTH_Pos) /*!< 0x00000007 */
11039 #define SAI_xCR2_FTH SAI_xCR2_FTH_Msk /*!<FTH[2:0](Fifo THreshold) */
11040 #define SAI_xCR2_FTH_0 (0x1U << SAI_xCR2_FTH_Pos) /*!< 0x00000001 */
11041 #define SAI_xCR2_FTH_1 (0x2U << SAI_xCR2_FTH_Pos) /*!< 0x00000002 */
11042 #define SAI_xCR2_FTH_2 (0x4U << SAI_xCR2_FTH_Pos) /*!< 0x00000004 */
11043
11044 #define SAI_xCR2_FFLUSH_Pos (3U)
11045 #define SAI_xCR2_FFLUSH_Msk (0x1U << SAI_xCR2_FFLUSH_Pos) /*!< 0x00000008 */
11046 #define SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk /*!<Fifo FLUSH */
11047 #define SAI_xCR2_TRIS_Pos (4U)
11048 #define SAI_xCR2_TRIS_Msk (0x1U << SAI_xCR2_TRIS_Pos) /*!< 0x00000010 */
11049 #define SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk /*!<TRIState Management on data line */
11050 #define SAI_xCR2_MUTE_Pos (5U)
11051 #define SAI_xCR2_MUTE_Msk (0x1U << SAI_xCR2_MUTE_Pos) /*!< 0x00000020 */
11052 #define SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk /*!<Mute mode */
11053 #define SAI_xCR2_MUTEVAL_Pos (6U)
11054 #define SAI_xCR2_MUTEVAL_Msk (0x1U << SAI_xCR2_MUTEVAL_Pos) /*!< 0x00000040 */
11055 #define SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk /*!<Muate value */
11056
11057 #define SAI_xCR2_MUTECNT_Pos (7U)
11058 #define SAI_xCR2_MUTECNT_Msk (0x3FU << SAI_xCR2_MUTECNT_Pos) /*!< 0x00001F80 */
11059 #define SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk /*!<MUTECNT[5:0] (MUTE counter) */
11060 #define SAI_xCR2_MUTECNT_0 (0x01U << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000080 */
11061 #define SAI_xCR2_MUTECNT_1 (0x02U << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000100 */
11062 #define SAI_xCR2_MUTECNT_2 (0x04U << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000200 */
11063 #define SAI_xCR2_MUTECNT_3 (0x08U << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000400 */
11064 #define SAI_xCR2_MUTECNT_4 (0x10U << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000800 */
11065 #define SAI_xCR2_MUTECNT_5 (0x20U << SAI_xCR2_MUTECNT_Pos) /*!< 0x00001000 */
11066
11067 #define SAI_xCR2_CPL_Pos (13U)
11068 #define SAI_xCR2_CPL_Msk (0x1U << SAI_xCR2_CPL_Pos) /*!< 0x00002000 */
11069 #define SAI_xCR2_CPL SAI_xCR2_CPL_Msk /*!< Complement Bit */
11070
11071 #define SAI_xCR2_COMP_Pos (14U)
11072 #define SAI_xCR2_COMP_Msk (0x3U << SAI_xCR2_COMP_Pos) /*!< 0x0000C000 */
11073 #define SAI_xCR2_COMP SAI_xCR2_COMP_Msk /*!<COMP[1:0] (Companding mode) */
11074 #define SAI_xCR2_COMP_0 (0x1U << SAI_xCR2_COMP_Pos) /*!< 0x00004000 */
11075 #define SAI_xCR2_COMP_1 (0x2U << SAI_xCR2_COMP_Pos) /*!< 0x00008000 */
11076
11077 /****************** Bit definition for SAI_xFRCR register *******************/
11078 #define SAI_xFRCR_FRL_Pos (0U)
11079 #define SAI_xFRCR_FRL_Msk (0xFFU << SAI_xFRCR_FRL_Pos) /*!< 0x000000FF */
11080 #define SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk /*!<FRL[1:0](Frame length) */
11081 #define SAI_xFRCR_FRL_0 (0x01U << SAI_xFRCR_FRL_Pos) /*!< 0x00000001 */
11082 #define SAI_xFRCR_FRL_1 (0x02U << SAI_xFRCR_FRL_Pos) /*!< 0x00000002 */
11083 #define SAI_xFRCR_FRL_2 (0x04U << SAI_xFRCR_FRL_Pos) /*!< 0x00000004 */
11084 #define SAI_xFRCR_FRL_3 (0x08U << SAI_xFRCR_FRL_Pos) /*!< 0x00000008 */
11085 #define SAI_xFRCR_FRL_4 (0x10U << SAI_xFRCR_FRL_Pos) /*!< 0x00000010 */
11086 #define SAI_xFRCR_FRL_5 (0x20U << SAI_xFRCR_FRL_Pos) /*!< 0x00000020 */
11087 #define SAI_xFRCR_FRL_6 (0x40U << SAI_xFRCR_FRL_Pos) /*!< 0x00000040 */
11088 #define SAI_xFRCR_FRL_7 (0x80U << SAI_xFRCR_FRL_Pos) /*!< 0x00000080 */
11089
11090 #define SAI_xFRCR_FSALL_Pos (8U)
11091 #define SAI_xFRCR_FSALL_Msk (0x7FU << SAI_xFRCR_FSALL_Pos) /*!< 0x00007F00 */
11092 #define SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk /*!<FRL[1:0] (Frame synchronization active level length) */
11093 #define SAI_xFRCR_FSALL_0 (0x01U << SAI_xFRCR_FSALL_Pos) /*!< 0x00000100 */
11094 #define SAI_xFRCR_FSALL_1 (0x02U << SAI_xFRCR_FSALL_Pos) /*!< 0x00000200 */
11095 #define SAI_xFRCR_FSALL_2 (0x04U << SAI_xFRCR_FSALL_Pos) /*!< 0x00000400 */
11096 #define SAI_xFRCR_FSALL_3 (0x08U << SAI_xFRCR_FSALL_Pos) /*!< 0x00000800 */
11097 #define SAI_xFRCR_FSALL_4 (0x10U << SAI_xFRCR_FSALL_Pos) /*!< 0x00001000 */
11098 #define SAI_xFRCR_FSALL_5 (0x20U << SAI_xFRCR_FSALL_Pos) /*!< 0x00002000 */
11099 #define SAI_xFRCR_FSALL_6 (0x40U << SAI_xFRCR_FSALL_Pos) /*!< 0x00004000 */
11100
11101 #define SAI_xFRCR_FSDEF_Pos (16U)
11102 #define SAI_xFRCR_FSDEF_Msk (0x1U << SAI_xFRCR_FSDEF_Pos) /*!< 0x00010000 */
11103 #define SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk /*!< Frame Synchronization Definition */
11104 #define SAI_xFRCR_FSPOL_Pos (17U)
11105 #define SAI_xFRCR_FSPOL_Msk (0x1U << SAI_xFRCR_FSPOL_Pos) /*!< 0x00020000 */
11106 #define SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk /*!<Frame Synchronization POLarity */
11107 #define SAI_xFRCR_FSOFF_Pos (18U)
11108 #define SAI_xFRCR_FSOFF_Msk (0x1U << SAI_xFRCR_FSOFF_Pos) /*!< 0x00040000 */
11109 #define SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk /*!<Frame Synchronization OFFset */
11110 /* Legacy defines */
11111 #define SAI_xFRCR_FSPO SAI_xFRCR_FSPOL
11112
11113 /****************** Bit definition for SAI_xSLOTR register *******************/
11114 #define SAI_xSLOTR_FBOFF_Pos (0U)
11115 #define SAI_xSLOTR_FBOFF_Msk (0x1FU << SAI_xSLOTR_FBOFF_Pos) /*!< 0x0000001F */
11116 #define SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk /*!<FRL[4:0](First Bit Offset) */
11117 #define SAI_xSLOTR_FBOFF_0 (0x01U << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000001 */
11118 #define SAI_xSLOTR_FBOFF_1 (0x02U << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000002 */
11119 #define SAI_xSLOTR_FBOFF_2 (0x04U << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000004 */
11120 #define SAI_xSLOTR_FBOFF_3 (0x08U << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000008 */
11121 #define SAI_xSLOTR_FBOFF_4 (0x10U << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000010 */
11122
11123 #define SAI_xSLOTR_SLOTSZ_Pos (6U)
11124 #define SAI_xSLOTR_SLOTSZ_Msk (0x3U << SAI_xSLOTR_SLOTSZ_Pos) /*!< 0x000000C0 */
11125 #define SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk /*!<SLOTSZ[1:0] (Slot size) */
11126 #define SAI_xSLOTR_SLOTSZ_0 (0x1U << SAI_xSLOTR_SLOTSZ_Pos) /*!< 0x00000040 */
11127 #define SAI_xSLOTR_SLOTSZ_1 (0x2U << SAI_xSLOTR_SLOTSZ_Pos) /*!< 0x00000080 */
11128
11129 #define SAI_xSLOTR_NBSLOT_Pos (8U)
11130 #define SAI_xSLOTR_NBSLOT_Msk (0xFU << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000F00 */
11131 #define SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk /*!<NBSLOT[3:0] (Number of Slot in audio Frame) */
11132 #define SAI_xSLOTR_NBSLOT_0 (0x1U << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000100 */
11133 #define SAI_xSLOTR_NBSLOT_1 (0x2U << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000200 */
11134 #define SAI_xSLOTR_NBSLOT_2 (0x4U << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000400 */
11135 #define SAI_xSLOTR_NBSLOT_3 (0x8U << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000800 */
11136
11137 #define SAI_xSLOTR_SLOTEN_Pos (16U)
11138 #define SAI_xSLOTR_SLOTEN_Msk (0xFFFFU << SAI_xSLOTR_SLOTEN_Pos) /*!< 0xFFFF0000 */
11139 #define SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk /*!<SLOTEN[15:0] (Slot Enable) */
11140
11141 /******************* Bit definition for SAI_xIMR register *******************/
11142 #define SAI_xIMR_OVRUDRIE_Pos (0U)
11143 #define SAI_xIMR_OVRUDRIE_Msk (0x1U << SAI_xIMR_OVRUDRIE_Pos) /*!< 0x00000001 */
11144 #define SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk /*!<Overrun underrun interrupt enable */
11145 #define SAI_xIMR_MUTEDETIE_Pos (1U)
11146 #define SAI_xIMR_MUTEDETIE_Msk (0x1U << SAI_xIMR_MUTEDETIE_Pos) /*!< 0x00000002 */
11147 #define SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk /*!<Mute detection interrupt enable */
11148 #define SAI_xIMR_WCKCFGIE_Pos (2U)
11149 #define SAI_xIMR_WCKCFGIE_Msk (0x1U << SAI_xIMR_WCKCFGIE_Pos) /*!< 0x00000004 */
11150 #define SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk /*!<Wrong Clock Configuration interrupt enable */
11151 #define SAI_xIMR_FREQIE_Pos (3U)
11152 #define SAI_xIMR_FREQIE_Msk (0x1U << SAI_xIMR_FREQIE_Pos) /*!< 0x00000008 */
11153 #define SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk /*!<FIFO request interrupt enable */
11154 #define SAI_xIMR_CNRDYIE_Pos (4U)
11155 #define SAI_xIMR_CNRDYIE_Msk (0x1U << SAI_xIMR_CNRDYIE_Pos) /*!< 0x00000010 */
11156 #define SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk /*!<Codec not ready interrupt enable */
11157 #define SAI_xIMR_AFSDETIE_Pos (5U)
11158 #define SAI_xIMR_AFSDETIE_Msk (0x1U << SAI_xIMR_AFSDETIE_Pos) /*!< 0x00000020 */
11159 #define SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk /*!<Anticipated frame synchronization detection interrupt enable */
11160 #define SAI_xIMR_LFSDETIE_Pos (6U)
11161 #define SAI_xIMR_LFSDETIE_Msk (0x1U << SAI_xIMR_LFSDETIE_Pos) /*!< 0x00000040 */
11162 #define SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk /*!<Late frame synchronization detection interrupt enable */
11163
11164 /******************** Bit definition for SAI_xSR register *******************/
11165 #define SAI_xSR_OVRUDR_Pos (0U)
11166 #define SAI_xSR_OVRUDR_Msk (0x1U << SAI_xSR_OVRUDR_Pos) /*!< 0x00000001 */
11167 #define SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk /*!<Overrun underrun */
11168 #define SAI_xSR_MUTEDET_Pos (1U)
11169 #define SAI_xSR_MUTEDET_Msk (0x1U << SAI_xSR_MUTEDET_Pos) /*!< 0x00000002 */
11170 #define SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk /*!<Mute detection */
11171 #define SAI_xSR_WCKCFG_Pos (2U)
11172 #define SAI_xSR_WCKCFG_Msk (0x1U << SAI_xSR_WCKCFG_Pos) /*!< 0x00000004 */
11173 #define SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk /*!<Wrong Clock Configuration */
11174 #define SAI_xSR_FREQ_Pos (3U)
11175 #define SAI_xSR_FREQ_Msk (0x1U << SAI_xSR_FREQ_Pos) /*!< 0x00000008 */
11176 #define SAI_xSR_FREQ SAI_xSR_FREQ_Msk /*!<FIFO request */
11177 #define SAI_xSR_CNRDY_Pos (4U)
11178 #define SAI_xSR_CNRDY_Msk (0x1U << SAI_xSR_CNRDY_Pos) /*!< 0x00000010 */
11179 #define SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk /*!<Codec not ready */
11180 #define SAI_xSR_AFSDET_Pos (5U)
11181 #define SAI_xSR_AFSDET_Msk (0x1U << SAI_xSR_AFSDET_Pos) /*!< 0x00000020 */
11182 #define SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk /*!<Anticipated frame synchronization detection */
11183 #define SAI_xSR_LFSDET_Pos (6U)
11184 #define SAI_xSR_LFSDET_Msk (0x1U << SAI_xSR_LFSDET_Pos) /*!< 0x00000040 */
11185 #define SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk /*!<Late frame synchronization detection */
11186
11187 #define SAI_xSR_FLVL_Pos (16U)
11188 #define SAI_xSR_FLVL_Msk (0x7U << SAI_xSR_FLVL_Pos) /*!< 0x00070000 */
11189 #define SAI_xSR_FLVL SAI_xSR_FLVL_Msk /*!<FLVL[2:0] (FIFO Level Threshold) */
11190 #define SAI_xSR_FLVL_0 (0x1U << SAI_xSR_FLVL_Pos) /*!< 0x00010000 */
11191 #define SAI_xSR_FLVL_1 (0x2U << SAI_xSR_FLVL_Pos) /*!< 0x00020000 */
11192 #define SAI_xSR_FLVL_2 (0x4U << SAI_xSR_FLVL_Pos) /*!< 0x00040000 */
11193
11194 /****************** Bit definition for SAI_xCLRFR register ******************/
11195 #define SAI_xCLRFR_COVRUDR_Pos (0U)
11196 #define SAI_xCLRFR_COVRUDR_Msk (0x1U << SAI_xCLRFR_COVRUDR_Pos) /*!< 0x00000001 */
11197 #define SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk /*!<Clear Overrun underrun */
11198 #define SAI_xCLRFR_CMUTEDET_Pos (1U)
11199 #define SAI_xCLRFR_CMUTEDET_Msk (0x1U << SAI_xCLRFR_CMUTEDET_Pos) /*!< 0x00000002 */
11200 #define SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk /*!<Clear Mute detection */
11201 #define SAI_xCLRFR_CWCKCFG_Pos (2U)
11202 #define SAI_xCLRFR_CWCKCFG_Msk (0x1U << SAI_xCLRFR_CWCKCFG_Pos) /*!< 0x00000004 */
11203 #define SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk /*!<Clear Wrong Clock Configuration */
11204 #define SAI_xCLRFR_CFREQ_Pos (3U)
11205 #define SAI_xCLRFR_CFREQ_Msk (0x1U << SAI_xCLRFR_CFREQ_Pos) /*!< 0x00000008 */
11206 #define SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk /*!<Clear FIFO request */
11207 #define SAI_xCLRFR_CCNRDY_Pos (4U)
11208 #define SAI_xCLRFR_CCNRDY_Msk (0x1U << SAI_xCLRFR_CCNRDY_Pos) /*!< 0x00000010 */
11209 #define SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk /*!<Clear Codec not ready */
11210 #define SAI_xCLRFR_CAFSDET_Pos (5U)
11211 #define SAI_xCLRFR_CAFSDET_Msk (0x1U << SAI_xCLRFR_CAFSDET_Pos) /*!< 0x00000020 */
11212 #define SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk /*!<Clear Anticipated frame synchronization detection */
11213 #define SAI_xCLRFR_CLFSDET_Pos (6U)
11214 #define SAI_xCLRFR_CLFSDET_Msk (0x1U << SAI_xCLRFR_CLFSDET_Pos) /*!< 0x00000040 */
11215 #define SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk /*!<Clear Late frame synchronization detection */
11216
11217 /****************** Bit definition for SAI_xDR register ******************/
11218 #define SAI_xDR_DATA_Pos (0U)
11219 #define SAI_xDR_DATA_Msk (0xFFFFFFFFU << SAI_xDR_DATA_Pos) /*!< 0xFFFFFFFF */
11220 #define SAI_xDR_DATA SAI_xDR_DATA_Msk
11221
11222
11223 /******************************************************************************/
11224 /* */
11225 /* SD host Interface */
11226 /* */
11227 /******************************************************************************/
11228 /****************** Bit definition for SDIO_POWER register ******************/
11229 #define SDIO_POWER_PWRCTRL_Pos (0U)
11230 #define SDIO_POWER_PWRCTRL_Msk (0x3U << SDIO_POWER_PWRCTRL_Pos) /*!< 0x00000003 */
11231 #define SDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk /*!<PWRCTRL[1:0] bits (Power supply control bits) */
11232 #define SDIO_POWER_PWRCTRL_0 (0x1U << SDIO_POWER_PWRCTRL_Pos) /*!< 0x01 */
11233 #define SDIO_POWER_PWRCTRL_1 (0x2U << SDIO_POWER_PWRCTRL_Pos) /*!< 0x02 */
11234
11235 /****************** Bit definition for SDIO_CLKCR register ******************/
11236 #define SDIO_CLKCR_CLKDIV_Pos (0U)
11237 #define SDIO_CLKCR_CLKDIV_Msk (0xFFU << SDIO_CLKCR_CLKDIV_Pos) /*!< 0x000000FF */
11238 #define SDIO_CLKCR_CLKDIV SDIO_CLKCR_CLKDIV_Msk /*!<Clock divide factor */
11239 #define SDIO_CLKCR_CLKEN_Pos (8U)
11240 #define SDIO_CLKCR_CLKEN_Msk (0x1U << SDIO_CLKCR_CLKEN_Pos) /*!< 0x00000100 */
11241 #define SDIO_CLKCR_CLKEN SDIO_CLKCR_CLKEN_Msk /*!<Clock enable bit */
11242 #define SDIO_CLKCR_PWRSAV_Pos (9U)
11243 #define SDIO_CLKCR_PWRSAV_Msk (0x1U << SDIO_CLKCR_PWRSAV_Pos) /*!< 0x00000200 */
11244 #define SDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk /*!<Power saving configuration bit */
11245 #define SDIO_CLKCR_BYPASS_Pos (10U)
11246 #define SDIO_CLKCR_BYPASS_Msk (0x1U << SDIO_CLKCR_BYPASS_Pos) /*!< 0x00000400 */
11247 #define SDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk /*!<Clock divider bypass enable bit */
11248
11249 #define SDIO_CLKCR_WIDBUS_Pos (11U)
11250 #define SDIO_CLKCR_WIDBUS_Msk (0x3U << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x00001800 */
11251 #define SDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
11252 #define SDIO_CLKCR_WIDBUS_0 (0x1U << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x0800 */
11253 #define SDIO_CLKCR_WIDBUS_1 (0x2U << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x1000 */
11254
11255 #define SDIO_CLKCR_NEGEDGE_Pos (13U)
11256 #define SDIO_CLKCR_NEGEDGE_Msk (0x1U << SDIO_CLKCR_NEGEDGE_Pos) /*!< 0x00002000 */
11257 #define SDIO_CLKCR_NEGEDGE SDIO_CLKCR_NEGEDGE_Msk /*!<SDIO_CK dephasing selection bit */
11258 #define SDIO_CLKCR_HWFC_EN_Pos (14U)
11259 #define SDIO_CLKCR_HWFC_EN_Msk (0x1U << SDIO_CLKCR_HWFC_EN_Pos) /*!< 0x00004000 */
11260 #define SDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk /*!<HW Flow Control enable */
11261
11262 /******************* Bit definition for SDIO_ARG register *******************/
11263 #define SDIO_ARG_CMDARG_Pos (0U)
11264 #define SDIO_ARG_CMDARG_Msk (0xFFFFFFFFU << SDIO_ARG_CMDARG_Pos) /*!< 0xFFFFFFFF */
11265 #define SDIO_ARG_CMDARG SDIO_ARG_CMDARG_Msk /*!<Command argument */
11266
11267 /******************* Bit definition for SDIO_CMD register *******************/
11268 #define SDIO_CMD_CMDINDEX_Pos (0U)
11269 #define SDIO_CMD_CMDINDEX_Msk (0x3FU << SDIO_CMD_CMDINDEX_Pos) /*!< 0x0000003F */
11270 #define SDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk /*!<Command Index */
11271
11272 #define SDIO_CMD_WAITRESP_Pos (6U)
11273 #define SDIO_CMD_WAITRESP_Msk (0x3U << SDIO_CMD_WAITRESP_Pos) /*!< 0x000000C0 */
11274 #define SDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk /*!<WAITRESP[1:0] bits (Wait for response bits) */
11275 #define SDIO_CMD_WAITRESP_0 (0x1U << SDIO_CMD_WAITRESP_Pos) /*!< 0x0040 */
11276 #define SDIO_CMD_WAITRESP_1 (0x2U << SDIO_CMD_WAITRESP_Pos) /*!< 0x0080 */
11277
11278 #define SDIO_CMD_WAITINT_Pos (8U)
11279 #define SDIO_CMD_WAITINT_Msk (0x1U << SDIO_CMD_WAITINT_Pos) /*!< 0x00000100 */
11280 #define SDIO_CMD_WAITINT SDIO_CMD_WAITINT_Msk /*!<CPSM Waits for Interrupt Request */
11281 #define SDIO_CMD_WAITPEND_Pos (9U)
11282 #define SDIO_CMD_WAITPEND_Msk (0x1U << SDIO_CMD_WAITPEND_Pos) /*!< 0x00000200 */
11283 #define SDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
11284 #define SDIO_CMD_CPSMEN_Pos (10U)
11285 #define SDIO_CMD_CPSMEN_Msk (0x1U << SDIO_CMD_CPSMEN_Pos) /*!< 0x00000400 */
11286 #define SDIO_CMD_CPSMEN SDIO_CMD_CPSMEN_Msk /*!<Command path state machine (CPSM) Enable bit */
11287 #define SDIO_CMD_SDIOSUSPEND_Pos (11U)
11288 #define SDIO_CMD_SDIOSUSPEND_Msk (0x1U << SDIO_CMD_SDIOSUSPEND_Pos) /*!< 0x00000800 */
11289 #define SDIO_CMD_SDIOSUSPEND SDIO_CMD_SDIOSUSPEND_Msk /*!<SD I/O suspend command */
11290
11291 /***************** Bit definition for SDIO_RESPCMD register *****************/
11292 #define SDIO_RESPCMD_RESPCMD_Pos (0U)
11293 #define SDIO_RESPCMD_RESPCMD_Msk (0x3FU << SDIO_RESPCMD_RESPCMD_Pos) /*!< 0x0000003F */
11294 #define SDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk /*!<Response command index */
11295
11296 /****************** Bit definition for SDIO_RESP0 register ******************/
11297 #define SDIO_RESP0_CARDSTATUS0_Pos (0U)
11298 #define SDIO_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFU << SDIO_RESP0_CARDSTATUS0_Pos) /*!< 0xFFFFFFFF */
11299 #define SDIO_RESP0_CARDSTATUS0 SDIO_RESP0_CARDSTATUS0_Msk /*!<Card Status */
11300
11301 /****************** Bit definition for SDIO_RESP1 register ******************/
11302 #define SDIO_RESP1_CARDSTATUS1_Pos (0U)
11303 #define SDIO_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFU << SDIO_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */
11304 #define SDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk /*!<Card Status */
11305
11306 /****************** Bit definition for SDIO_RESP2 register ******************/
11307 #define SDIO_RESP2_CARDSTATUS2_Pos (0U)
11308 #define SDIO_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFU << SDIO_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */
11309 #define SDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk /*!<Card Status */
11310
11311 /****************** Bit definition for SDIO_RESP3 register ******************/
11312 #define SDIO_RESP3_CARDSTATUS3_Pos (0U)
11313 #define SDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFU << SDIO_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */
11314 #define SDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk /*!<Card Status */
11315
11316 /****************** Bit definition for SDIO_RESP4 register ******************/
11317 #define SDIO_RESP4_CARDSTATUS4_Pos (0U)
11318 #define SDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFU << SDIO_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */
11319 #define SDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk /*!<Card Status */
11320
11321 /****************** Bit definition for SDIO_DTIMER register *****************/
11322 #define SDIO_DTIMER_DATATIME_Pos (0U)
11323 #define SDIO_DTIMER_DATATIME_Msk (0xFFFFFFFFU << SDIO_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */
11324 #define SDIO_DTIMER_DATATIME SDIO_DTIMER_DATATIME_Msk /*!<Data timeout period. */
11325
11326 /****************** Bit definition for SDIO_DLEN register *******************/
11327 #define SDIO_DLEN_DATALENGTH_Pos (0U)
11328 #define SDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFU << SDIO_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */
11329 #define SDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk /*!<Data length value */
11330
11331 /****************** Bit definition for SDIO_DCTRL register ******************/
11332 #define SDIO_DCTRL_DTEN_Pos (0U)
11333 #define SDIO_DCTRL_DTEN_Msk (0x1U << SDIO_DCTRL_DTEN_Pos) /*!< 0x00000001 */
11334 #define SDIO_DCTRL_DTEN SDIO_DCTRL_DTEN_Msk /*!<Data transfer enabled bit */
11335 #define SDIO_DCTRL_DTDIR_Pos (1U)
11336 #define SDIO_DCTRL_DTDIR_Msk (0x1U << SDIO_DCTRL_DTDIR_Pos) /*!< 0x00000002 */
11337 #define SDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk /*!<Data transfer direction selection */
11338 #define SDIO_DCTRL_DTMODE_Pos (2U)
11339 #define SDIO_DCTRL_DTMODE_Msk (0x1U << SDIO_DCTRL_DTMODE_Pos) /*!< 0x00000004 */
11340 #define SDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk /*!<Data transfer mode selection */
11341 #define SDIO_DCTRL_DMAEN_Pos (3U)
11342 #define SDIO_DCTRL_DMAEN_Msk (0x1U << SDIO_DCTRL_DMAEN_Pos) /*!< 0x00000008 */
11343 #define SDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk /*!<DMA enabled bit */
11344
11345 #define SDIO_DCTRL_DBLOCKSIZE_Pos (4U)
11346 #define SDIO_DCTRL_DBLOCKSIZE_Msk (0xFU << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x000000F0 */
11347 #define SDIO_DCTRL_DBLOCKSIZE SDIO_DCTRL_DBLOCKSIZE_Msk /*!<DBLOCKSIZE[3:0] bits (Data block size) */
11348 #define SDIO_DCTRL_DBLOCKSIZE_0 (0x1U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0010 */
11349 #define SDIO_DCTRL_DBLOCKSIZE_1 (0x2U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0020 */
11350 #define SDIO_DCTRL_DBLOCKSIZE_2 (0x4U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0040 */
11351 #define SDIO_DCTRL_DBLOCKSIZE_3 (0x8U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0080 */
11352
11353 #define SDIO_DCTRL_RWSTART_Pos (8U)
11354 #define SDIO_DCTRL_RWSTART_Msk (0x1U << SDIO_DCTRL_RWSTART_Pos) /*!< 0x00000100 */
11355 #define SDIO_DCTRL_RWSTART SDIO_DCTRL_RWSTART_Msk /*!<Read wait start */
11356 #define SDIO_DCTRL_RWSTOP_Pos (9U)
11357 #define SDIO_DCTRL_RWSTOP_Msk (0x1U << SDIO_DCTRL_RWSTOP_Pos) /*!< 0x00000200 */
11358 #define SDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk /*!<Read wait stop */
11359 #define SDIO_DCTRL_RWMOD_Pos (10U)
11360 #define SDIO_DCTRL_RWMOD_Msk (0x1U << SDIO_DCTRL_RWMOD_Pos) /*!< 0x00000400 */
11361 #define SDIO_DCTRL_RWMOD SDIO_DCTRL_RWMOD_Msk /*!<Read wait mode */
11362 #define SDIO_DCTRL_SDIOEN_Pos (11U)
11363 #define SDIO_DCTRL_SDIOEN_Msk (0x1U << SDIO_DCTRL_SDIOEN_Pos) /*!< 0x00000800 */
11364 #define SDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk /*!<SD I/O enable functions */
11365
11366 /****************** Bit definition for SDIO_DCOUNT register *****************/
11367 #define SDIO_DCOUNT_DATACOUNT_Pos (0U)
11368 #define SDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFU << SDIO_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */
11369 #define SDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk /*!<Data count value */
11370
11371 /****************** Bit definition for SDIO_STA register ********************/
11372 #define SDIO_STA_CCRCFAIL_Pos (0U)
11373 #define SDIO_STA_CCRCFAIL_Msk (0x1U << SDIO_STA_CCRCFAIL_Pos) /*!< 0x00000001 */
11374 #define SDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk /*!<Command response received (CRC check failed) */
11375 #define SDIO_STA_DCRCFAIL_Pos (1U)
11376 #define SDIO_STA_DCRCFAIL_Msk (0x1U << SDIO_STA_DCRCFAIL_Pos) /*!< 0x00000002 */
11377 #define SDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk /*!<Data block sent/received (CRC check failed) */
11378 #define SDIO_STA_CTIMEOUT_Pos (2U)
11379 #define SDIO_STA_CTIMEOUT_Msk (0x1U << SDIO_STA_CTIMEOUT_Pos) /*!< 0x00000004 */
11380 #define SDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk /*!<Command response timeout */
11381 #define SDIO_STA_DTIMEOUT_Pos (3U)
11382 #define SDIO_STA_DTIMEOUT_Msk (0x1U << SDIO_STA_DTIMEOUT_Pos) /*!< 0x00000008 */
11383 #define SDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk /*!<Data timeout */
11384 #define SDIO_STA_TXUNDERR_Pos (4U)
11385 #define SDIO_STA_TXUNDERR_Msk (0x1U << SDIO_STA_TXUNDERR_Pos) /*!< 0x00000010 */
11386 #define SDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk /*!<Transmit FIFO underrun error */
11387 #define SDIO_STA_RXOVERR_Pos (5U)
11388 #define SDIO_STA_RXOVERR_Msk (0x1U << SDIO_STA_RXOVERR_Pos) /*!< 0x00000020 */
11389 #define SDIO_STA_RXOVERR SDIO_STA_RXOVERR_Msk /*!<Received FIFO overrun error */
11390 #define SDIO_STA_CMDREND_Pos (6U)
11391 #define SDIO_STA_CMDREND_Msk (0x1U << SDIO_STA_CMDREND_Pos) /*!< 0x00000040 */
11392 #define SDIO_STA_CMDREND SDIO_STA_CMDREND_Msk /*!<Command response received (CRC check passed) */
11393 #define SDIO_STA_CMDSENT_Pos (7U)
11394 #define SDIO_STA_CMDSENT_Msk (0x1U << SDIO_STA_CMDSENT_Pos) /*!< 0x00000080 */
11395 #define SDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk /*!<Command sent (no response required) */
11396 #define SDIO_STA_DATAEND_Pos (8U)
11397 #define SDIO_STA_DATAEND_Msk (0x1U << SDIO_STA_DATAEND_Pos) /*!< 0x00000100 */
11398 #define SDIO_STA_DATAEND SDIO_STA_DATAEND_Msk /*!<Data end (data counter, SDIDCOUNT, is zero) */
11399 #define SDIO_STA_DBCKEND_Pos (10U)
11400 #define SDIO_STA_DBCKEND_Msk (0x1U << SDIO_STA_DBCKEND_Pos) /*!< 0x00000400 */
11401 #define SDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk /*!<Data block sent/received (CRC check passed) */
11402 #define SDIO_STA_CMDACT_Pos (11U)
11403 #define SDIO_STA_CMDACT_Msk (0x1U << SDIO_STA_CMDACT_Pos) /*!< 0x00000800 */
11404 #define SDIO_STA_CMDACT SDIO_STA_CMDACT_Msk /*!<Command transfer in progress */
11405 #define SDIO_STA_TXACT_Pos (12U)
11406 #define SDIO_STA_TXACT_Msk (0x1U << SDIO_STA_TXACT_Pos) /*!< 0x00001000 */
11407 #define SDIO_STA_TXACT SDIO_STA_TXACT_Msk /*!<Data transmit in progress */
11408 #define SDIO_STA_RXACT_Pos (13U)
11409 #define SDIO_STA_RXACT_Msk (0x1U << SDIO_STA_RXACT_Pos) /*!< 0x00002000 */
11410 #define SDIO_STA_RXACT SDIO_STA_RXACT_Msk /*!<Data receive in progress */
11411 #define SDIO_STA_TXFIFOHE_Pos (14U)
11412 #define SDIO_STA_TXFIFOHE_Msk (0x1U << SDIO_STA_TXFIFOHE_Pos) /*!< 0x00004000 */
11413 #define SDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
11414 #define SDIO_STA_RXFIFOHF_Pos (15U)
11415 #define SDIO_STA_RXFIFOHF_Msk (0x1U << SDIO_STA_RXFIFOHF_Pos) /*!< 0x00008000 */
11416 #define SDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
11417 #define SDIO_STA_TXFIFOF_Pos (16U)
11418 #define SDIO_STA_TXFIFOF_Msk (0x1U << SDIO_STA_TXFIFOF_Pos) /*!< 0x00010000 */
11419 #define SDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk /*!<Transmit FIFO full */
11420 #define SDIO_STA_RXFIFOF_Pos (17U)
11421 #define SDIO_STA_RXFIFOF_Msk (0x1U << SDIO_STA_RXFIFOF_Pos) /*!< 0x00020000 */
11422 #define SDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk /*!<Receive FIFO full */
11423 #define SDIO_STA_TXFIFOE_Pos (18U)
11424 #define SDIO_STA_TXFIFOE_Msk (0x1U << SDIO_STA_TXFIFOE_Pos) /*!< 0x00040000 */
11425 #define SDIO_STA_TXFIFOE SDIO_STA_TXFIFOE_Msk /*!<Transmit FIFO empty */
11426 #define SDIO_STA_RXFIFOE_Pos (19U)
11427 #define SDIO_STA_RXFIFOE_Msk (0x1U << SDIO_STA_RXFIFOE_Pos) /*!< 0x00080000 */
11428 #define SDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk /*!<Receive FIFO empty */
11429 #define SDIO_STA_TXDAVL_Pos (20U)
11430 #define SDIO_STA_TXDAVL_Msk (0x1U << SDIO_STA_TXDAVL_Pos) /*!< 0x00100000 */
11431 #define SDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk /*!<Data available in transmit FIFO */
11432 #define SDIO_STA_RXDAVL_Pos (21U)
11433 #define SDIO_STA_RXDAVL_Msk (0x1U << SDIO_STA_RXDAVL_Pos) /*!< 0x00200000 */
11434 #define SDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk /*!<Data available in receive FIFO */
11435 #define SDIO_STA_SDIOIT_Pos (22U)
11436 #define SDIO_STA_SDIOIT_Msk (0x1U << SDIO_STA_SDIOIT_Pos) /*!< 0x00400000 */
11437 #define SDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk /*!<SDIO interrupt received */
11438
11439 /******************* Bit definition for SDIO_ICR register *******************/
11440 #define SDIO_ICR_CCRCFAILC_Pos (0U)
11441 #define SDIO_ICR_CCRCFAILC_Msk (0x1U << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
11442 #define SDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk /*!<CCRCFAIL flag clear bit */
11443 #define SDIO_ICR_DCRCFAILC_Pos (1U)
11444 #define SDIO_ICR_DCRCFAILC_Msk (0x1U << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
11445 #define SDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk /*!<DCRCFAIL flag clear bit */
11446 #define SDIO_ICR_CTIMEOUTC_Pos (2U)
11447 #define SDIO_ICR_CTIMEOUTC_Msk (0x1U << SDIO_ICR_CTIMEOUTC_Pos) /*!< 0x00000004 */
11448 #define SDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk /*!<CTIMEOUT flag clear bit */
11449 #define SDIO_ICR_DTIMEOUTC_Pos (3U)
11450 #define SDIO_ICR_DTIMEOUTC_Msk (0x1U << SDIO_ICR_DTIMEOUTC_Pos) /*!< 0x00000008 */
11451 #define SDIO_ICR_DTIMEOUTC SDIO_ICR_DTIMEOUTC_Msk /*!<DTIMEOUT flag clear bit */
11452 #define SDIO_ICR_TXUNDERRC_Pos (4U)
11453 #define SDIO_ICR_TXUNDERRC_Msk (0x1U << SDIO_ICR_TXUNDERRC_Pos) /*!< 0x00000010 */
11454 #define SDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk /*!<TXUNDERR flag clear bit */
11455 #define SDIO_ICR_RXOVERRC_Pos (5U)
11456 #define SDIO_ICR_RXOVERRC_Msk (0x1U << SDIO_ICR_RXOVERRC_Pos) /*!< 0x00000020 */
11457 #define SDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk /*!<RXOVERR flag clear bit */
11458 #define SDIO_ICR_CMDRENDC_Pos (6U)
11459 #define SDIO_ICR_CMDRENDC_Msk (0x1U << SDIO_ICR_CMDRENDC_Pos) /*!< 0x00000040 */
11460 #define SDIO_ICR_CMDRENDC SDIO_ICR_CMDRENDC_Msk /*!<CMDREND flag clear bit */
11461 #define SDIO_ICR_CMDSENTC_Pos (7U)
11462 #define SDIO_ICR_CMDSENTC_Msk (0x1U << SDIO_ICR_CMDSENTC_Pos) /*!< 0x00000080 */
11463 #define SDIO_ICR_CMDSENTC SDIO_ICR_CMDSENTC_Msk /*!<CMDSENT flag clear bit */
11464 #define SDIO_ICR_DATAENDC_Pos (8U)
11465 #define SDIO_ICR_DATAENDC_Msk (0x1U << SDIO_ICR_DATAENDC_Pos) /*!< 0x00000100 */
11466 #define SDIO_ICR_DATAENDC SDIO_ICR_DATAENDC_Msk /*!<DATAEND flag clear bit */
11467 #define SDIO_ICR_DBCKENDC_Pos (10U)
11468 #define SDIO_ICR_DBCKENDC_Msk (0x1U << SDIO_ICR_DBCKENDC_Pos) /*!< 0x00000400 */
11469 #define SDIO_ICR_DBCKENDC SDIO_ICR_DBCKENDC_Msk /*!<DBCKEND flag clear bit */
11470 #define SDIO_ICR_SDIOITC_Pos (22U)
11471 #define SDIO_ICR_SDIOITC_Msk (0x1U << SDIO_ICR_SDIOITC_Pos) /*!< 0x00400000 */
11472 #define SDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk /*!<SDIOIT flag clear bit */
11473
11474 /****************** Bit definition for SDIO_MASK register *******************/
11475 #define SDIO_MASK_CCRCFAILIE_Pos (0U)
11476 #define SDIO_MASK_CCRCFAILIE_Msk (0x1U << SDIO_MASK_CCRCFAILIE_Pos) /*!< 0x00000001 */
11477 #define SDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk /*!<Command CRC Fail Interrupt Enable */
11478 #define SDIO_MASK_DCRCFAILIE_Pos (1U)
11479 #define SDIO_MASK_DCRCFAILIE_Msk (0x1U << SDIO_MASK_DCRCFAILIE_Pos) /*!< 0x00000002 */
11480 #define SDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk /*!<Data CRC Fail Interrupt Enable */
11481 #define SDIO_MASK_CTIMEOUTIE_Pos (2U)
11482 #define SDIO_MASK_CTIMEOUTIE_Msk (0x1U << SDIO_MASK_CTIMEOUTIE_Pos) /*!< 0x00000004 */
11483 #define SDIO_MASK_CTIMEOUTIE SDIO_MASK_CTIMEOUTIE_Msk /*!<Command TimeOut Interrupt Enable */
11484 #define SDIO_MASK_DTIMEOUTIE_Pos (3U)
11485 #define SDIO_MASK_DTIMEOUTIE_Msk (0x1U << SDIO_MASK_DTIMEOUTIE_Pos) /*!< 0x00000008 */
11486 #define SDIO_MASK_DTIMEOUTIE SDIO_MASK_DTIMEOUTIE_Msk /*!<Data TimeOut Interrupt Enable */
11487 #define SDIO_MASK_TXUNDERRIE_Pos (4U)
11488 #define SDIO_MASK_TXUNDERRIE_Msk (0x1U << SDIO_MASK_TXUNDERRIE_Pos) /*!< 0x00000010 */
11489 #define SDIO_MASK_TXUNDERRIE SDIO_MASK_TXUNDERRIE_Msk /*!<Tx FIFO UnderRun Error Interrupt Enable */
11490 #define SDIO_MASK_RXOVERRIE_Pos (5U)
11491 #define SDIO_MASK_RXOVERRIE_Msk (0x1U << SDIO_MASK_RXOVERRIE_Pos) /*!< 0x00000020 */
11492 #define SDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk /*!<Rx FIFO OverRun Error Interrupt Enable */
11493 #define SDIO_MASK_CMDRENDIE_Pos (6U)
11494 #define SDIO_MASK_CMDRENDIE_Msk (0x1U << SDIO_MASK_CMDRENDIE_Pos) /*!< 0x00000040 */
11495 #define SDIO_MASK_CMDRENDIE SDIO_MASK_CMDRENDIE_Msk /*!<Command Response Received Interrupt Enable */
11496 #define SDIO_MASK_CMDSENTIE_Pos (7U)
11497 #define SDIO_MASK_CMDSENTIE_Msk (0x1U << SDIO_MASK_CMDSENTIE_Pos) /*!< 0x00000080 */
11498 #define SDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk /*!<Command Sent Interrupt Enable */
11499 #define SDIO_MASK_DATAENDIE_Pos (8U)
11500 #define SDIO_MASK_DATAENDIE_Msk (0x1U << SDIO_MASK_DATAENDIE_Pos) /*!< 0x00000100 */
11501 #define SDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk /*!<Data End Interrupt Enable */
11502 #define SDIO_MASK_DBCKENDIE_Pos (10U)
11503 #define SDIO_MASK_DBCKENDIE_Msk (0x1U << SDIO_MASK_DBCKENDIE_Pos) /*!< 0x00000400 */
11504 #define SDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk /*!<Data Block End Interrupt Enable */
11505 #define SDIO_MASK_CMDACTIE_Pos (11U)
11506 #define SDIO_MASK_CMDACTIE_Msk (0x1U << SDIO_MASK_CMDACTIE_Pos) /*!< 0x00000800 */
11507 #define SDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk /*!<CCommand Acting Interrupt Enable */
11508 #define SDIO_MASK_TXACTIE_Pos (12U)
11509 #define SDIO_MASK_TXACTIE_Msk (0x1U << SDIO_MASK_TXACTIE_Pos) /*!< 0x00001000 */
11510 #define SDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk /*!<Data Transmit Acting Interrupt Enable */
11511 #define SDIO_MASK_RXACTIE_Pos (13U)
11512 #define SDIO_MASK_RXACTIE_Msk (0x1U << SDIO_MASK_RXACTIE_Pos) /*!< 0x00002000 */
11513 #define SDIO_MASK_RXACTIE SDIO_MASK_RXACTIE_Msk /*!<Data receive acting interrupt enabled */
11514 #define SDIO_MASK_TXFIFOHEIE_Pos (14U)
11515 #define SDIO_MASK_TXFIFOHEIE_Msk (0x1U << SDIO_MASK_TXFIFOHEIE_Pos) /*!< 0x00004000 */
11516 #define SDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk /*!<Tx FIFO Half Empty interrupt Enable */
11517 #define SDIO_MASK_RXFIFOHFIE_Pos (15U)
11518 #define SDIO_MASK_RXFIFOHFIE_Msk (0x1U << SDIO_MASK_RXFIFOHFIE_Pos) /*!< 0x00008000 */
11519 #define SDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk /*!<Rx FIFO Half Full interrupt Enable */
11520 #define SDIO_MASK_TXFIFOFIE_Pos (16U)
11521 #define SDIO_MASK_TXFIFOFIE_Msk (0x1U << SDIO_MASK_TXFIFOFIE_Pos) /*!< 0x00010000 */
11522 #define SDIO_MASK_TXFIFOFIE SDIO_MASK_TXFIFOFIE_Msk /*!<Tx FIFO Full interrupt Enable */
11523 #define SDIO_MASK_RXFIFOFIE_Pos (17U)
11524 #define SDIO_MASK_RXFIFOFIE_Msk (0x1U << SDIO_MASK_RXFIFOFIE_Pos) /*!< 0x00020000 */
11525 #define SDIO_MASK_RXFIFOFIE SDIO_MASK_RXFIFOFIE_Msk /*!<Rx FIFO Full interrupt Enable */
11526 #define SDIO_MASK_TXFIFOEIE_Pos (18U)
11527 #define SDIO_MASK_TXFIFOEIE_Msk (0x1U << SDIO_MASK_TXFIFOEIE_Pos) /*!< 0x00040000 */
11528 #define SDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk /*!<Tx FIFO Empty interrupt Enable */
11529 #define SDIO_MASK_RXFIFOEIE_Pos (19U)
11530 #define SDIO_MASK_RXFIFOEIE_Msk (0x1U << SDIO_MASK_RXFIFOEIE_Pos) /*!< 0x00080000 */
11531 #define SDIO_MASK_RXFIFOEIE SDIO_MASK_RXFIFOEIE_Msk /*!<Rx FIFO Empty interrupt Enable */
11532 #define SDIO_MASK_TXDAVLIE_Pos (20U)
11533 #define SDIO_MASK_TXDAVLIE_Msk (0x1U << SDIO_MASK_TXDAVLIE_Pos) /*!< 0x00100000 */
11534 #define SDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk /*!<Data available in Tx FIFO interrupt Enable */
11535 #define SDIO_MASK_RXDAVLIE_Pos (21U)
11536 #define SDIO_MASK_RXDAVLIE_Msk (0x1U << SDIO_MASK_RXDAVLIE_Pos) /*!< 0x00200000 */
11537 #define SDIO_MASK_RXDAVLIE SDIO_MASK_RXDAVLIE_Msk /*!<Data available in Rx FIFO interrupt Enable */
11538 #define SDIO_MASK_SDIOITIE_Pos (22U)
11539 #define SDIO_MASK_SDIOITIE_Msk (0x1U << SDIO_MASK_SDIOITIE_Pos) /*!< 0x00400000 */
11540 #define SDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk /*!<SDIO Mode Interrupt Received interrupt Enable */
11541
11542 /***************** Bit definition for SDIO_FIFOCNT register *****************/
11543 #define SDIO_FIFOCNT_FIFOCOUNT_Pos (0U)
11544 #define SDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFU << SDIO_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */
11545 #define SDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk /*!<Remaining number of words to be written to or read from the FIFO */
11546
11547 /****************** Bit definition for SDIO_FIFO register *******************/
11548 #define SDIO_FIFO_FIFODATA_Pos (0U)
11549 #define SDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFU << SDIO_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */
11550 #define SDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk /*!<Receive and transmit FIFO data */
11551
11552 /******************************************************************************/
11553 /* */
11554 /* Serial Peripheral Interface */
11555 /* */
11556 /******************************************************************************/
11557 #define SPI_I2S_FULLDUPLEX_SUPPORT /*!< I2S Full-Duplex support */
11558 #define I2S_APB1_APB2_FEATURE /*!< I2S IP's are splited between RCC APB1 and APB2 interfaces */
11559
11560 /******************* Bit definition for SPI_CR1 register ********************/
11561 #define SPI_CR1_CPHA_Pos (0U)
11562 #define SPI_CR1_CPHA_Msk (0x1U << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */
11563 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!<Clock Phase */
11564 #define SPI_CR1_CPOL_Pos (1U)
11565 #define SPI_CR1_CPOL_Msk (0x1U << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */
11566 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity */
11567 #define SPI_CR1_MSTR_Pos (2U)
11568 #define SPI_CR1_MSTR_Msk (0x1U << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */
11569 #define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!<Master Selection */
11570
11571 #define SPI_CR1_BR_Pos (3U)
11572 #define SPI_CR1_BR_Msk (0x7U << SPI_CR1_BR_Pos) /*!< 0x00000038 */
11573 #define SPI_CR1_BR SPI_CR1_BR_Msk /*!<BR[2:0] bits (Baud Rate Control) */
11574 #define SPI_CR1_BR_0 (0x1U << SPI_CR1_BR_Pos) /*!< 0x00000008 */
11575 #define SPI_CR1_BR_1 (0x2U << SPI_CR1_BR_Pos) /*!< 0x00000010 */
11576 #define SPI_CR1_BR_2 (0x4U << SPI_CR1_BR_Pos) /*!< 0x00000020 */
11577
11578 #define SPI_CR1_SPE_Pos (6U)
11579 #define SPI_CR1_SPE_Msk (0x1U << SPI_CR1_SPE_Pos) /*!< 0x00000040 */
11580 #define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!<SPI Enable */
11581 #define SPI_CR1_LSBFIRST_Pos (7U)
11582 #define SPI_CR1_LSBFIRST_Msk (0x1U << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */
11583 #define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!<Frame Format */
11584 #define SPI_CR1_SSI_Pos (8U)
11585 #define SPI_CR1_SSI_Msk (0x1U << SPI_CR1_SSI_Pos) /*!< 0x00000100 */
11586 #define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!<Internal slave select */
11587 #define SPI_CR1_SSM_Pos (9U)
11588 #define SPI_CR1_SSM_Msk (0x1U << SPI_CR1_SSM_Pos) /*!< 0x00000200 */
11589 #define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!<Software slave management */
11590 #define SPI_CR1_RXONLY_Pos (10U)
11591 #define SPI_CR1_RXONLY_Msk (0x1U << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */
11592 #define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!<Receive only */
11593 #define SPI_CR1_DFF_Pos (11U)
11594 #define SPI_CR1_DFF_Msk (0x1U << SPI_CR1_DFF_Pos) /*!< 0x00000800 */
11595 #define SPI_CR1_DFF SPI_CR1_DFF_Msk /*!<Data Frame Format */
11596 #define SPI_CR1_CRCNEXT_Pos (12U)
11597 #define SPI_CR1_CRCNEXT_Msk (0x1U << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */
11598 #define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!<Transmit CRC next */
11599 #define SPI_CR1_CRCEN_Pos (13U)
11600 #define SPI_CR1_CRCEN_Msk (0x1U << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */
11601 #define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!<Hardware CRC calculation enable */
11602 #define SPI_CR1_BIDIOE_Pos (14U)
11603 #define SPI_CR1_BIDIOE_Msk (0x1U << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */
11604 #define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!<Output enable in bidirectional mode */
11605 #define SPI_CR1_BIDIMODE_Pos (15U)
11606 #define SPI_CR1_BIDIMODE_Msk (0x1U << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */
11607 #define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!<Bidirectional data mode enable */
11608
11609 /******************* Bit definition for SPI_CR2 register ********************/
11610 #define SPI_CR2_RXDMAEN_Pos (0U)
11611 #define SPI_CR2_RXDMAEN_Msk (0x1U << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */
11612 #define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!<Rx Buffer DMA Enable */
11613 #define SPI_CR2_TXDMAEN_Pos (1U)
11614 #define SPI_CR2_TXDMAEN_Msk (0x1U << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */
11615 #define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!<Tx Buffer DMA Enable */
11616 #define SPI_CR2_SSOE_Pos (2U)
11617 #define SPI_CR2_SSOE_Msk (0x1U << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */
11618 #define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!<SS Output Enable */
11619 #define SPI_CR2_FRF_Pos (4U)
11620 #define SPI_CR2_FRF_Msk (0x1U << SPI_CR2_FRF_Pos) /*!< 0x00000010 */
11621 #define SPI_CR2_FRF SPI_CR2_FRF_Msk /*!<Frame Format */
11622 #define SPI_CR2_ERRIE_Pos (5U)
11623 #define SPI_CR2_ERRIE_Msk (0x1U << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */
11624 #define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!<Error Interrupt Enable */
11625 #define SPI_CR2_RXNEIE_Pos (6U)
11626 #define SPI_CR2_RXNEIE_Msk (0x1U << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */
11627 #define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!<RX buffer Not Empty Interrupt Enable */
11628 #define SPI_CR2_TXEIE_Pos (7U)
11629 #define SPI_CR2_TXEIE_Msk (0x1U << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */
11630 #define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!<Tx buffer Empty Interrupt Enable */
11631
11632 /******************** Bit definition for SPI_SR register ********************/
11633 #define SPI_SR_RXNE_Pos (0U)
11634 #define SPI_SR_RXNE_Msk (0x1U << SPI_SR_RXNE_Pos) /*!< 0x00000001 */
11635 #define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!<Receive buffer Not Empty */
11636 #define SPI_SR_TXE_Pos (1U)
11637 #define SPI_SR_TXE_Msk (0x1U << SPI_SR_TXE_Pos) /*!< 0x00000002 */
11638 #define SPI_SR_TXE SPI_SR_TXE_Msk /*!<Transmit buffer Empty */
11639 #define SPI_SR_CHSIDE_Pos (2U)
11640 #define SPI_SR_CHSIDE_Msk (0x1U << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */
11641 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!<Channel side */
11642 #define SPI_SR_UDR_Pos (3U)
11643 #define SPI_SR_UDR_Msk (0x1U << SPI_SR_UDR_Pos) /*!< 0x00000008 */
11644 #define SPI_SR_UDR SPI_SR_UDR_Msk /*!<Underrun flag */
11645 #define SPI_SR_CRCERR_Pos (4U)
11646 #define SPI_SR_CRCERR_Msk (0x1U << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */
11647 #define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!<CRC Error flag */
11648 #define SPI_SR_MODF_Pos (5U)
11649 #define SPI_SR_MODF_Msk (0x1U << SPI_SR_MODF_Pos) /*!< 0x00000020 */
11650 #define SPI_SR_MODF SPI_SR_MODF_Msk /*!<Mode fault */
11651 #define SPI_SR_OVR_Pos (6U)
11652 #define SPI_SR_OVR_Msk (0x1U << SPI_SR_OVR_Pos) /*!< 0x00000040 */
11653 #define SPI_SR_OVR SPI_SR_OVR_Msk /*!<Overrun flag */
11654 #define SPI_SR_BSY_Pos (7U)
11655 #define SPI_SR_BSY_Msk (0x1U << SPI_SR_BSY_Pos) /*!< 0x00000080 */
11656 #define SPI_SR_BSY SPI_SR_BSY_Msk /*!<Busy flag */
11657 #define SPI_SR_FRE_Pos (8U)
11658 #define SPI_SR_FRE_Msk (0x1U << SPI_SR_FRE_Pos) /*!< 0x00000100 */
11659 #define SPI_SR_FRE SPI_SR_FRE_Msk /*!<Frame format error flag */
11660
11661 /******************** Bit definition for SPI_DR register ********************/
11662 #define SPI_DR_DR_Pos (0U)
11663 #define SPI_DR_DR_Msk (0xFFFFU << SPI_DR_DR_Pos) /*!< 0x0000FFFF */
11664 #define SPI_DR_DR SPI_DR_DR_Msk /*!<Data Register */
11665
11666 /******************* Bit definition for SPI_CRCPR register ******************/
11667 #define SPI_CRCPR_CRCPOLY_Pos (0U)
11668 #define SPI_CRCPR_CRCPOLY_Msk (0xFFFFU << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */
11669 #define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!<CRC polynomial register */
11670
11671 /****************** Bit definition for SPI_RXCRCR register ******************/
11672 #define SPI_RXCRCR_RXCRC_Pos (0U)
11673 #define SPI_RXCRCR_RXCRC_Msk (0xFFFFU << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */
11674 #define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!<Rx CRC Register */
11675
11676 /****************** Bit definition for SPI_TXCRCR register ******************/
11677 #define SPI_TXCRCR_TXCRC_Pos (0U)
11678 #define SPI_TXCRCR_TXCRC_Msk (0xFFFFU << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */
11679 #define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!<Tx CRC Register */
11680
11681 /****************** Bit definition for SPI_I2SCFGR register *****************/
11682 #define SPI_I2SCFGR_CHLEN_Pos (0U)
11683 #define SPI_I2SCFGR_CHLEN_Msk (0x1U << SPI_I2SCFGR_CHLEN_Pos) /*!< 0x00000001 */
11684 #define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk /*!<Channel length (number of bits per audio channel) */
11685
11686 #define SPI_I2SCFGR_DATLEN_Pos (1U)
11687 #define SPI_I2SCFGR_DATLEN_Msk (0x3U << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000006 */
11688 #define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk /*!<DATLEN[1:0] bits (Data length to be transferred) */
11689 #define SPI_I2SCFGR_DATLEN_0 (0x1U << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000002 */
11690 #define SPI_I2SCFGR_DATLEN_1 (0x2U << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000004 */
11691
11692 #define SPI_I2SCFGR_CKPOL_Pos (3U)
11693 #define SPI_I2SCFGR_CKPOL_Msk (0x1U << SPI_I2SCFGR_CKPOL_Pos) /*!< 0x00000008 */
11694 #define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk /*!<steady state clock polarity */
11695
11696 #define SPI_I2SCFGR_I2SSTD_Pos (4U)
11697 #define SPI_I2SCFGR_I2SSTD_Msk (0x3U << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000030 */
11698 #define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk /*!<I2SSTD[1:0] bits (I2S standard selection) */
11699 #define SPI_I2SCFGR_I2SSTD_0 (0x1U << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000010 */
11700 #define SPI_I2SCFGR_I2SSTD_1 (0x2U << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000020 */
11701
11702 #define SPI_I2SCFGR_PCMSYNC_Pos (7U)
11703 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1U << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
11704 #define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk /*!<PCM frame synchronization */
11705
11706 #define SPI_I2SCFGR_I2SCFG_Pos (8U)
11707 #define SPI_I2SCFGR_I2SCFG_Msk (0x3U << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000300 */
11708 #define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk /*!<I2SCFG[1:0] bits (I2S configuration mode) */
11709 #define SPI_I2SCFGR_I2SCFG_0 (0x1U << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000100 */
11710 #define SPI_I2SCFGR_I2SCFG_1 (0x2U << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000200 */
11711
11712 #define SPI_I2SCFGR_I2SE_Pos (10U)
11713 #define SPI_I2SCFGR_I2SE_Msk (0x1U << SPI_I2SCFGR_I2SE_Pos) /*!< 0x00000400 */
11714 #define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk /*!<I2S Enable */
11715 #define SPI_I2SCFGR_I2SMOD_Pos (11U)
11716 #define SPI_I2SCFGR_I2SMOD_Msk (0x1U << SPI_I2SCFGR_I2SMOD_Pos) /*!< 0x00000800 */
11717 #define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk /*!<I2S mode selection */
11718 #define SPI_I2SCFGR_ASTRTEN_Pos (12U)
11719 #define SPI_I2SCFGR_ASTRTEN_Msk (0x1U << SPI_I2SCFGR_ASTRTEN_Pos) /*!< 0x00001000 */
11720 #define SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk /*!<Asynchronous start enable */
11721
11722 /****************** Bit definition for SPI_I2SPR register *******************/
11723 #define SPI_I2SPR_I2SDIV_Pos (0U)
11724 #define SPI_I2SPR_I2SDIV_Msk (0xFFU << SPI_I2SPR_I2SDIV_Pos) /*!< 0x000000FF */
11725 #define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk /*!<I2S Linear prescaler */
11726 #define SPI_I2SPR_ODD_Pos (8U)
11727 #define SPI_I2SPR_ODD_Msk (0x1U << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
11728 #define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk /*!<Odd factor for the prescaler */
11729 #define SPI_I2SPR_MCKOE_Pos (9U)
11730 #define SPI_I2SPR_MCKOE_Msk (0x1U << SPI_I2SPR_MCKOE_Pos) /*!< 0x00000200 */
11731 #define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk /*!<Master Clock Output Enable */
11732
11733 /******************************************************************************/
11734 /* */
11735 /* SYSCFG */
11736 /* */
11737 /******************************************************************************/
11738 /****************** Bit definition for SYSCFG_MEMRMP register ***************/
11739 #define SYSCFG_MEMRMP_MEM_MODE_Pos (0U)
11740 #define SYSCFG_MEMRMP_MEM_MODE_Msk (0x3U << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000003 */
11741 #define SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk /*!< SYSCFG_Memory Remap Config */
11742 #define SYSCFG_MEMRMP_MEM_MODE_0 (0x1U << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000001 */
11743 #define SYSCFG_MEMRMP_MEM_MODE_1 (0x2U << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000002 */
11744 /****************** Bit definition for SYSCFG_PMC register ******************/
11745 #define SYSCFG_PMC_ADC1DC2_Pos (16U)
11746 #define SYSCFG_PMC_ADC1DC2_Msk (0x1U << SYSCFG_PMC_ADC1DC2_Pos) /*!< 0x00010000 */
11747 #define SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk /*!< Refer to AN4073 on how to use this bit */
11748
11749 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/
11750 #define SYSCFG_EXTICR1_EXTI0_Pos (0U)
11751 #define SYSCFG_EXTICR1_EXTI0_Msk (0xFU << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */
11752 #define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk /*!<EXTI 0 configuration */
11753 #define SYSCFG_EXTICR1_EXTI1_Pos (4U)
11754 #define SYSCFG_EXTICR1_EXTI1_Msk (0xFU << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */
11755 #define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk /*!<EXTI 1 configuration */
11756 #define SYSCFG_EXTICR1_EXTI2_Pos (8U)
11757 #define SYSCFG_EXTICR1_EXTI2_Msk (0xFU << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */
11758 #define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk /*!<EXTI 2 configuration */
11759 #define SYSCFG_EXTICR1_EXTI3_Pos (12U)
11760 #define SYSCFG_EXTICR1_EXTI3_Msk (0xFU << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */
11761 #define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk /*!<EXTI 3 configuration */
11762 /**
11763 * @brief EXTI0 configuration
11764 */
11765 #define SYSCFG_EXTICR1_EXTI0_PA 0x0000U /*!<PA[0] pin */
11766 #define SYSCFG_EXTICR1_EXTI0_PB 0x0001U /*!<PB[0] pin */
11767 #define SYSCFG_EXTICR1_EXTI0_PC 0x0002U /*!<PC[0] pin */
11768 #define SYSCFG_EXTICR1_EXTI0_PD 0x0003U /*!<PD[0] pin */
11769 #define SYSCFG_EXTICR1_EXTI0_PE 0x0004U /*!<PE[0] pin */
11770 #define SYSCFG_EXTICR1_EXTI0_PF 0x0005U /*!<PF[0] pin */
11771 #define SYSCFG_EXTICR1_EXTI0_PG 0x0006U /*!<PG[0] pin */
11772 #define SYSCFG_EXTICR1_EXTI0_PH 0x0007U /*!<PH[0] pin */
11773
11774 /**
11775 * @brief EXTI1 configuration
11776 */
11777 #define SYSCFG_EXTICR1_EXTI1_PA 0x0000U /*!<PA[1] pin */
11778 #define SYSCFG_EXTICR1_EXTI1_PB 0x0010U /*!<PB[1] pin */
11779 #define SYSCFG_EXTICR1_EXTI1_PC 0x0020U /*!<PC[1] pin */
11780 #define SYSCFG_EXTICR1_EXTI1_PD 0x0030U /*!<PD[1] pin */
11781 #define SYSCFG_EXTICR1_EXTI1_PE 0x0040U /*!<PE[1] pin */
11782 #define SYSCFG_EXTICR1_EXTI1_PF 0x0050U /*!<PF[1] pin */
11783 #define SYSCFG_EXTICR1_EXTI1_PG 0x0060U /*!<PG[1] pin */
11784 #define SYSCFG_EXTICR1_EXTI1_PH 0x0070U /*!<PH[1] pin */
11785
11786 /**
11787 * @brief EXTI2 configuration
11788 */
11789 #define SYSCFG_EXTICR1_EXTI2_PA 0x0000U /*!<PA[2] pin */
11790 #define SYSCFG_EXTICR1_EXTI2_PB 0x0100U /*!<PB[2] pin */
11791 #define SYSCFG_EXTICR1_EXTI2_PC 0x0200U /*!<PC[2] pin */
11792 #define SYSCFG_EXTICR1_EXTI2_PD 0x0300U /*!<PD[2] pin */
11793 #define SYSCFG_EXTICR1_EXTI2_PE 0x0400U /*!<PE[2] pin */
11794 #define SYSCFG_EXTICR1_EXTI2_PF 0x0500U /*!<PF[2] pin */
11795 #define SYSCFG_EXTICR1_EXTI2_PG 0x0600U /*!<PG[2] pin */
11796 #define SYSCFG_EXTICR1_EXTI2_PH 0x0700U /*!<PH[2] pin */
11797
11798 /**
11799 * @brief EXTI3 configuration
11800 */
11801 #define SYSCFG_EXTICR1_EXTI3_PA 0x0000U /*!<PA[3] pin */
11802 #define SYSCFG_EXTICR1_EXTI3_PB 0x1000U /*!<PB[3] pin */
11803 #define SYSCFG_EXTICR1_EXTI3_PC 0x2000U /*!<PC[3] pin */
11804 #define SYSCFG_EXTICR1_EXTI3_PD 0x3000U /*!<PD[3] pin */
11805 #define SYSCFG_EXTICR1_EXTI3_PE 0x4000U /*!<PE[3] pin */
11806 #define SYSCFG_EXTICR1_EXTI3_PF 0x5000U /*!<PF[3] pin */
11807 #define SYSCFG_EXTICR1_EXTI3_PG 0x6000U /*!<PG[3] pin */
11808 #define SYSCFG_EXTICR1_EXTI3_PH 0x7000U /*!<PH[3] pin */
11809
11810 /***************** Bit definition for SYSCFG_EXTICR2 register ***************/
11811 #define SYSCFG_EXTICR2_EXTI4_Pos (0U)
11812 #define SYSCFG_EXTICR2_EXTI4_Msk (0xFU << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */
11813 #define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk /*!<EXTI 4 configuration */
11814 #define SYSCFG_EXTICR2_EXTI5_Pos (4U)
11815 #define SYSCFG_EXTICR2_EXTI5_Msk (0xFU << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */
11816 #define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk /*!<EXTI 5 configuration */
11817 #define SYSCFG_EXTICR2_EXTI6_Pos (8U)
11818 #define SYSCFG_EXTICR2_EXTI6_Msk (0xFU << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */
11819 #define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk /*!<EXTI 6 configuration */
11820 #define SYSCFG_EXTICR2_EXTI7_Pos (12U)
11821 #define SYSCFG_EXTICR2_EXTI7_Msk (0xFU << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */
11822 #define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk /*!<EXTI 7 configuration */
11823
11824 /**
11825 * @brief EXTI4 configuration
11826 */
11827 #define SYSCFG_EXTICR2_EXTI4_PA 0x0000U /*!<PA[4] pin */
11828 #define SYSCFG_EXTICR2_EXTI4_PB 0x0001U /*!<PB[4] pin */
11829 #define SYSCFG_EXTICR2_EXTI4_PC 0x0002U /*!<PC[4] pin */
11830 #define SYSCFG_EXTICR2_EXTI4_PD 0x0003U /*!<PD[4] pin */
11831 #define SYSCFG_EXTICR2_EXTI4_PE 0x0004U /*!<PE[4] pin */
11832 #define SYSCFG_EXTICR2_EXTI4_PF 0x0005U /*!<PF[4] pin */
11833 #define SYSCFG_EXTICR2_EXTI4_PG 0x0006U /*!<PG[4] pin */
11834 #define SYSCFG_EXTICR2_EXTI4_PH 0x0007U /*!<PH[4] pin */
11835
11836 /**
11837 * @brief EXTI5 configuration
11838 */
11839 #define SYSCFG_EXTICR2_EXTI5_PA 0x0000U /*!<PA[5] pin */
11840 #define SYSCFG_EXTICR2_EXTI5_PB 0x0010U /*!<PB[5] pin */
11841 #define SYSCFG_EXTICR2_EXTI5_PC 0x0020U /*!<PC[5] pin */
11842 #define SYSCFG_EXTICR2_EXTI5_PD 0x0030U /*!<PD[5] pin */
11843 #define SYSCFG_EXTICR2_EXTI5_PE 0x0040U /*!<PE[5] pin */
11844 #define SYSCFG_EXTICR2_EXTI5_PF 0x0050U /*!<PF[5] pin */
11845 #define SYSCFG_EXTICR2_EXTI5_PG 0x0060U /*!<PG[5] pin */
11846 #define SYSCFG_EXTICR2_EXTI5_PH 0x0070U /*!<PH[5] pin */
11847
11848 /**
11849 * @brief EXTI6 configuration
11850 */
11851 #define SYSCFG_EXTICR2_EXTI6_PA 0x0000U /*!<PA[6] pin */
11852 #define SYSCFG_EXTICR2_EXTI6_PB 0x0100U /*!<PB[6] pin */
11853 #define SYSCFG_EXTICR2_EXTI6_PC 0x0200U /*!<PC[6] pin */
11854 #define SYSCFG_EXTICR2_EXTI6_PD 0x0300U /*!<PD[6] pin */
11855 #define SYSCFG_EXTICR2_EXTI6_PE 0x0400U /*!<PE[6] pin */
11856 #define SYSCFG_EXTICR2_EXTI6_PF 0x0500U /*!<PF[6] pin */
11857 #define SYSCFG_EXTICR2_EXTI6_PG 0x0600U /*!<PG[6] pin */
11858 #define SYSCFG_EXTICR2_EXTI6_PH 0x0700U /*!<PH[6] pin */
11859
11860 /**
11861 * @brief EXTI7 configuration
11862 */
11863 #define SYSCFG_EXTICR2_EXTI7_PA 0x0000U /*!<PA[7] pin */
11864 #define SYSCFG_EXTICR2_EXTI7_PB 0x1000U /*!<PB[7] pin */
11865 #define SYSCFG_EXTICR2_EXTI7_PC 0x2000U /*!<PC[7] pin */
11866 #define SYSCFG_EXTICR2_EXTI7_PD 0x3000U /*!<PD[7] pin */
11867 #define SYSCFG_EXTICR2_EXTI7_PE 0x4000U /*!<PE[7] pin */
11868 #define SYSCFG_EXTICR2_EXTI7_PF 0x5000U /*!<PF[7] pin */
11869 #define SYSCFG_EXTICR2_EXTI7_PG 0x6000U /*!<PG[7] pin */
11870 #define SYSCFG_EXTICR2_EXTI7_PH 0x7000U /*!<PH[7] pin */
11871
11872 /***************** Bit definition for SYSCFG_EXTICR3 register ***************/
11873 #define SYSCFG_EXTICR3_EXTI8_Pos (0U)
11874 #define SYSCFG_EXTICR3_EXTI8_Msk (0xFU << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */
11875 #define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk /*!<EXTI 8 configuration */
11876 #define SYSCFG_EXTICR3_EXTI9_Pos (4U)
11877 #define SYSCFG_EXTICR3_EXTI9_Msk (0xFU << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */
11878 #define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk /*!<EXTI 9 configuration */
11879 #define SYSCFG_EXTICR3_EXTI10_Pos (8U)
11880 #define SYSCFG_EXTICR3_EXTI10_Msk (0xFU << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */
11881 #define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk /*!<EXTI 10 configuration */
11882 #define SYSCFG_EXTICR3_EXTI11_Pos (12U)
11883 #define SYSCFG_EXTICR3_EXTI11_Msk (0xFU << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */
11884 #define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk /*!<EXTI 11 configuration */
11885
11886 /**
11887 * @brief EXTI8 configuration
11888 */
11889 #define SYSCFG_EXTICR3_EXTI8_PA 0x0000U /*!<PA[8] pin */
11890 #define SYSCFG_EXTICR3_EXTI8_PB 0x0001U /*!<PB[8] pin */
11891 #define SYSCFG_EXTICR3_EXTI8_PC 0x0002U /*!<PC[8] pin */
11892 #define SYSCFG_EXTICR3_EXTI8_PD 0x0003U /*!<PD[8] pin */
11893 #define SYSCFG_EXTICR3_EXTI8_PE 0x0004U /*!<PE[8] pin */
11894 #define SYSCFG_EXTICR3_EXTI8_PF 0x0005U /*!<PF[8] pin */
11895 #define SYSCFG_EXTICR3_EXTI8_PG 0x0006U /*!<PG[8] pin */
11896 #define SYSCFG_EXTICR3_EXTI8_PH 0x0007U /*!<PH[8] pin */
11897
11898 /**
11899 * @brief EXTI9 configuration
11900 */
11901 #define SYSCFG_EXTICR3_EXTI9_PA 0x0000U /*!<PA[9] pin */
11902 #define SYSCFG_EXTICR3_EXTI9_PB 0x0010U /*!<PB[9] pin */
11903 #define SYSCFG_EXTICR3_EXTI9_PC 0x0020U /*!<PC[9] pin */
11904 #define SYSCFG_EXTICR3_EXTI9_PD 0x0030U /*!<PD[9] pin */
11905 #define SYSCFG_EXTICR3_EXTI9_PE 0x0040U /*!<PE[9] pin */
11906 #define SYSCFG_EXTICR3_EXTI9_PF 0x0050U /*!<PF[9] pin */
11907 #define SYSCFG_EXTICR3_EXTI9_PG 0x0060U /*!<PG[9] pin */
11908 #define SYSCFG_EXTICR3_EXTI9_PH 0x0070U /*!<PH[9] pin */
11909
11910 /**
11911 * @brief EXTI10 configuration
11912 */
11913 #define SYSCFG_EXTICR3_EXTI10_PA 0x0000U /*!<PA[10] pin */
11914 #define SYSCFG_EXTICR3_EXTI10_PB 0x0100U /*!<PB[10] pin */
11915 #define SYSCFG_EXTICR3_EXTI10_PC 0x0200U /*!<PC[10] pin */
11916 #define SYSCFG_EXTICR3_EXTI10_PD 0x0300U /*!<PD[10] pin */
11917 #define SYSCFG_EXTICR3_EXTI10_PE 0x0400U /*!<PE[10] pin */
11918 #define SYSCFG_EXTICR3_EXTI10_PF 0x0500U /*!<PF[10] pin */
11919 #define SYSCFG_EXTICR3_EXTI10_PG 0x0600U /*!<PG[10] pin */
11920 #define SYSCFG_EXTICR3_EXTI10_PH 0x0700U /*!<PH[10] pin */
11921
11922 /**
11923 * @brief EXTI11 configuration
11924 */
11925 #define SYSCFG_EXTICR3_EXTI11_PA 0x0000U /*!<PA[11] pin */
11926 #define SYSCFG_EXTICR3_EXTI11_PB 0x1000U /*!<PB[11] pin */
11927 #define SYSCFG_EXTICR3_EXTI11_PC 0x2000U /*!<PC[11] pin */
11928 #define SYSCFG_EXTICR3_EXTI11_PD 0x3000U /*!<PD[11] pin */
11929 #define SYSCFG_EXTICR3_EXTI11_PE 0x4000U /*!<PE[11] pin */
11930 #define SYSCFG_EXTICR3_EXTI11_PF 0x5000U /*!<PF[11] pin */
11931 #define SYSCFG_EXTICR3_EXTI11_PG 0x6000U /*!<PG[11] pin */
11932 #define SYSCFG_EXTICR3_EXTI11_PH 0x7000U /*!<PH[11] pin */
11933
11934 /***************** Bit definition for SYSCFG_EXTICR4 register ***************/
11935 #define SYSCFG_EXTICR4_EXTI12_Pos (0U)
11936 #define SYSCFG_EXTICR4_EXTI12_Msk (0xFU << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */
11937 #define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk /*!<EXTI 12 configuration */
11938 #define SYSCFG_EXTICR4_EXTI13_Pos (4U)
11939 #define SYSCFG_EXTICR4_EXTI13_Msk (0xFU << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */
11940 #define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk /*!<EXTI 13 configuration */
11941 #define SYSCFG_EXTICR4_EXTI14_Pos (8U)
11942 #define SYSCFG_EXTICR4_EXTI14_Msk (0xFU << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */
11943 #define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk /*!<EXTI 14 configuration */
11944 #define SYSCFG_EXTICR4_EXTI15_Pos (12U)
11945 #define SYSCFG_EXTICR4_EXTI15_Msk (0xFU << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */
11946 #define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk /*!<EXTI 15 configuration */
11947
11948 /**
11949 * @brief EXTI12 configuration
11950 */
11951 #define SYSCFG_EXTICR4_EXTI12_PA 0x0000U /*!<PA[12] pin */
11952 #define SYSCFG_EXTICR4_EXTI12_PB 0x0001U /*!<PB[12] pin */
11953 #define SYSCFG_EXTICR4_EXTI12_PC 0x0002U /*!<PC[12] pin */
11954 #define SYSCFG_EXTICR4_EXTI12_PD 0x0003U /*!<PD[12] pin */
11955 #define SYSCFG_EXTICR4_EXTI12_PE 0x0004U /*!<PE[12] pin */
11956 #define SYSCFG_EXTICR4_EXTI12_PF 0x0005U /*!<PF[12] pin */
11957 #define SYSCFG_EXTICR4_EXTI12_PG 0x0006U /*!<PG[12] pin */
11958 #define SYSCFG_EXTICR4_EXTI12_PH 0x0007U /*!<PH[12] pin */
11959
11960 /**
11961 * @brief EXTI13 configuration
11962 */
11963 #define SYSCFG_EXTICR4_EXTI13_PA 0x0000U /*!<PA[13] pin */
11964 #define SYSCFG_EXTICR4_EXTI13_PB 0x0010U /*!<PB[13] pin */
11965 #define SYSCFG_EXTICR4_EXTI13_PC 0x0020U /*!<PC[13] pin */
11966 #define SYSCFG_EXTICR4_EXTI13_PD 0x0030U /*!<PD[13] pin */
11967 #define SYSCFG_EXTICR4_EXTI13_PE 0x0040U /*!<PE[13] pin */
11968 #define SYSCFG_EXTICR4_EXTI13_PF 0x0050U /*!<PF[13] pin */
11969 #define SYSCFG_EXTICR4_EXTI13_PG 0x0060U /*!<PG[13] pin */
11970 #define SYSCFG_EXTICR4_EXTI13_PH 0x0070U /*!<PH[13] pin */
11971
11972 /**
11973 * @brief EXTI14 configuration
11974 */
11975 #define SYSCFG_EXTICR4_EXTI14_PA 0x0000U /*!<PA[14] pin */
11976 #define SYSCFG_EXTICR4_EXTI14_PB 0x0100U /*!<PB[14] pin */
11977 #define SYSCFG_EXTICR4_EXTI14_PC 0x0200U /*!<PC[14] pin */
11978 #define SYSCFG_EXTICR4_EXTI14_PD 0x0300U /*!<PD[14] pin */
11979 #define SYSCFG_EXTICR4_EXTI14_PE 0x0400U /*!<PE[14] pin */
11980 #define SYSCFG_EXTICR4_EXTI14_PF 0x0500U /*!<PF[14] pin */
11981 #define SYSCFG_EXTICR4_EXTI14_PG 0x0600U /*!<PG[14] pin */
11982 #define SYSCFG_EXTICR4_EXTI14_PH 0x0700U /*!<PH[14] pin */
11983
11984 /**
11985 * @brief EXTI15 configuration
11986 */
11987 #define SYSCFG_EXTICR4_EXTI15_PA 0x0000U /*!<PA[15] pin */
11988 #define SYSCFG_EXTICR4_EXTI15_PB 0x1000U /*!<PB[15] pin */
11989 #define SYSCFG_EXTICR4_EXTI15_PC 0x2000U /*!<PC[15] pin */
11990 #define SYSCFG_EXTICR4_EXTI15_PD 0x3000U /*!<PD[15] pin */
11991 #define SYSCFG_EXTICR4_EXTI15_PE 0x4000U /*!<PE[15] pin */
11992 #define SYSCFG_EXTICR4_EXTI15_PF 0x5000U /*!<PF[15] pin */
11993 #define SYSCFG_EXTICR4_EXTI15_PG 0x6000U /*!<PG[15] pin */
11994 #define SYSCFG_EXTICR4_EXTI15_PH 0x7000U /*!<PH[15] pin */
11995
11996 /****************** Bit definition for SYSCFG_CMPCR register ****************/
11997 #define SYSCFG_CMPCR_CMP_PD_Pos (0U)
11998 #define SYSCFG_CMPCR_CMP_PD_Msk (0x1U << SYSCFG_CMPCR_CMP_PD_Pos) /*!< 0x00000001 */
11999 #define SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk /*!<Compensation cell ready flag */
12000 #define SYSCFG_CMPCR_READY_Pos (8U)
12001 #define SYSCFG_CMPCR_READY_Msk (0x1U << SYSCFG_CMPCR_READY_Pos) /*!< 0x00000100 */
12002 #define SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk /*!<Compensation cell power-down */
12003 /****************** Bit definition for SYSCFG_CFGR register *****************/
12004 #define SYSCFG_CFGR_FMPI2C1_SCL_Pos (0U)
12005 #define SYSCFG_CFGR_FMPI2C1_SCL_Msk (0x1U << SYSCFG_CFGR_FMPI2C1_SCL_Pos) /*!< 0x00000001 */
12006 #define SYSCFG_CFGR_FMPI2C1_SCL SYSCFG_CFGR_FMPI2C1_SCL_Msk /*!<FM+ drive capability for FMPI2C1_SCL pin */
12007 #define SYSCFG_CFGR_FMPI2C1_SDA_Pos (1U)
12008 #define SYSCFG_CFGR_FMPI2C1_SDA_Msk (0x1U << SYSCFG_CFGR_FMPI2C1_SDA_Pos) /*!< 0x00000002 */
12009 #define SYSCFG_CFGR_FMPI2C1_SDA SYSCFG_CFGR_FMPI2C1_SDA_Msk /*!<FM+ drive capability for FMPI2C1_SDA pin */
12010
12011 /****************** Bit definition for SYSCFG_CFGR2 register *****************/
12012 #define SYSCFG_CFGR2_LOCKUP_LOCK_Pos (0U)
12013 #define SYSCFG_CFGR2_LOCKUP_LOCK_Msk (0x1U << SYSCFG_CFGR2_LOCKUP_LOCK_Pos) /*!< 0x00000001 */
12014 #define SYSCFG_CFGR2_LOCKUP_LOCK SYSCFG_CFGR2_LOCKUP_LOCK_Msk /*!<Core Lockup lock */
12015 #define SYSCFG_CFGR2_PVD_LOCK_Pos (2U)
12016 #define SYSCFG_CFGR2_PVD_LOCK_Msk (0x1U << SYSCFG_CFGR2_PVD_LOCK_Pos) /*!< 0x00000004 */
12017 #define SYSCFG_CFGR2_PVD_LOCK SYSCFG_CFGR2_PVD_LOCK_Msk /*!<PVD Lock */
12018 /****************** Bit definition for SYSCFG_MCHDLYCR register *****************/
12019 #define SYSCFG_MCHDLYCR_BSCKSEL_Pos (0U)
12020 #define SYSCFG_MCHDLYCR_BSCKSEL_Msk (0x1U << SYSCFG_MCHDLYCR_BSCKSEL_Pos) /*!< 0x00000001 */
12021 #define SYSCFG_MCHDLYCR_BSCKSEL SYSCFG_MCHDLYCR_BSCKSEL_Msk /*!<Bitstream clock source selection */
12022 #define SYSCFG_MCHDLYCR_MCHDLY1EN_Pos (1U)
12023 #define SYSCFG_MCHDLYCR_MCHDLY1EN_Msk (0x1U << SYSCFG_MCHDLYCR_MCHDLY1EN_Pos) /*!< 0x00000002 */
12024 #define SYSCFG_MCHDLYCR_MCHDLY1EN SYSCFG_MCHDLYCR_MCHDLY1EN_Msk /*!<MCHDLY clock enable for DFSDM1 */
12025 #define SYSCFG_MCHDLYCR_DFSDM1D0SEL_Pos (2U)
12026 #define SYSCFG_MCHDLYCR_DFSDM1D0SEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM1D0SEL_Pos) /*!< 0x00000004 */
12027 #define SYSCFG_MCHDLYCR_DFSDM1D0SEL SYSCFG_MCHDLYCR_DFSDM1D0SEL_Msk /*!<Source selection for DatIn0 for DFSDM1 */
12028 #define SYSCFG_MCHDLYCR_DFSDM1D2SEL_Pos (3U)
12029 #define SYSCFG_MCHDLYCR_DFSDM1D2SEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM1D2SEL_Pos) /*!< 0x00000008 */
12030 #define SYSCFG_MCHDLYCR_DFSDM1D2SEL SYSCFG_MCHDLYCR_DFSDM1D2SEL_Msk /*!<Source selection for DatIn2 for DFSDM1 */
12031 #define SYSCFG_MCHDLYCR_DFSDM1CK02SEL_Pos (4U)
12032 #define SYSCFG_MCHDLYCR_DFSDM1CK02SEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM1CK02SEL_Pos) /*!< 0x00000010 */
12033 #define SYSCFG_MCHDLYCR_DFSDM1CK02SEL SYSCFG_MCHDLYCR_DFSDM1CK02SEL_Msk /*!<Distribution of the bitstreamclock gated by TIM4 OC2 */
12034 #define SYSCFG_MCHDLYCR_DFSDM1CK13SEL_Pos (5U)
12035 #define SYSCFG_MCHDLYCR_DFSDM1CK13SEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM1CK13SEL_Pos) /*!< 0x00000020 */
12036 #define SYSCFG_MCHDLYCR_DFSDM1CK13SEL SYSCFG_MCHDLYCR_DFSDM1CK13SEL_Msk /*!<Distribution of the bitstreamclock gated by TIM4 OC1 */
12037 #define SYSCFG_MCHDLYCR_DFSDM1CFG_Pos (6U)
12038 #define SYSCFG_MCHDLYCR_DFSDM1CFG_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM1CFG_Pos) /*!< 0x00000040 */
12039 #define SYSCFG_MCHDLYCR_DFSDM1CFG SYSCFG_MCHDLYCR_DFSDM1CFG_Msk /*!<Source selection for DFSDM1 */
12040 #define SYSCFG_MCHDLYCR_DFSDM1CKOSEL_Pos (7U)
12041 #define SYSCFG_MCHDLYCR_DFSDM1CKOSEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM1CKOSEL_Pos) /*!< 0x00000080 */
12042 #define SYSCFG_MCHDLYCR_DFSDM1CKOSEL SYSCFG_MCHDLYCR_DFSDM1CKOSEL_Msk /*!<Source selection for 1_CKOUT */
12043 #define SYSCFG_MCHDLYCR_MCHDLY2EN_Pos (8U)
12044 #define SYSCFG_MCHDLYCR_MCHDLY2EN_Msk (0x1U << SYSCFG_MCHDLYCR_MCHDLY2EN_Pos) /*!< 0x00000100 */
12045 #define SYSCFG_MCHDLYCR_MCHDLY2EN SYSCFG_MCHDLYCR_MCHDLY2EN_Msk /*!<MCHDLY clock enable for DFSDM2 */
12046 #define SYSCFG_MCHDLYCR_DFSDM2D0SEL_Pos (9U)
12047 #define SYSCFG_MCHDLYCR_DFSDM2D0SEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM2D0SEL_Pos) /*!< 0x00000200 */
12048 #define SYSCFG_MCHDLYCR_DFSDM2D0SEL SYSCFG_MCHDLYCR_DFSDM2D0SEL_Msk /*!<Source selection for DatIn0 for DFSDM2 */
12049 #define SYSCFG_MCHDLYCR_DFSDM2D2SEL_Pos (10U)
12050 #define SYSCFG_MCHDLYCR_DFSDM2D2SEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM2D2SEL_Pos) /*!< 0x00000400 */
12051 #define SYSCFG_MCHDLYCR_DFSDM2D2SEL SYSCFG_MCHDLYCR_DFSDM2D2SEL_Msk /*!<Source selection for DatIn2 for DFSDM2 */
12052 #define SYSCFG_MCHDLYCR_DFSDM2D4SEL_Pos (11U)
12053 #define SYSCFG_MCHDLYCR_DFSDM2D4SEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM2D4SEL_Pos) /*!< 0x00000800 */
12054 #define SYSCFG_MCHDLYCR_DFSDM2D4SEL SYSCFG_MCHDLYCR_DFSDM2D4SEL_Msk /*!<Source selection for DatIn4 for DFSDM2 */
12055 #define SYSCFG_MCHDLYCR_DFSDM2D6SEL_Pos (12U)
12056 #define SYSCFG_MCHDLYCR_DFSDM2D6SEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM2D6SEL_Pos) /*!< 0x00001000 */
12057 #define SYSCFG_MCHDLYCR_DFSDM2D6SEL SYSCFG_MCHDLYCR_DFSDM2D6SEL_Msk /*!<Source selection for DatIn6 for DFSDM2 */
12058 #define SYSCFG_MCHDLYCR_DFSDM2CK04SEL_Pos (13U)
12059 #define SYSCFG_MCHDLYCR_DFSDM2CK04SEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM2CK04SEL_Pos) /*!< 0x00002000 */
12060 #define SYSCFG_MCHDLYCR_DFSDM2CK04SEL SYSCFG_MCHDLYCR_DFSDM2CK04SEL_Msk /*!<Distribution of the bitstreamclock gated by TIM3 OC4 */
12061 #define SYSCFG_MCHDLYCR_DFSDM2CK15SEL_Pos (14U)
12062 #define SYSCFG_MCHDLYCR_DFSDM2CK15SEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM2CK15SEL_Pos) /*!< 0x00004000 */
12063 #define SYSCFG_MCHDLYCR_DFSDM2CK15SEL SYSCFG_MCHDLYCR_DFSDM2CK15SEL_Msk /*!<Distribution of the bitstreamclock gated by TIM3 OC3 */
12064 #define SYSCFG_MCHDLYCR_DFSDM2CK26SEL_Pos (15U)
12065 #define SYSCFG_MCHDLYCR_DFSDM2CK26SEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM2CK26SEL_Pos) /*!< 0x00008000 */
12066 #define SYSCFG_MCHDLYCR_DFSDM2CK26SEL SYSCFG_MCHDLYCR_DFSDM2CK26SEL_Msk /*!Distribution of the bitstreamclock gated by TIM3 OC2 */
12067 #define SYSCFG_MCHDLYCR_DFSDM2CK37SEL_Pos (16U)
12068 #define SYSCFG_MCHDLYCR_DFSDM2CK37SEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM2CK37SEL_Pos) /*!< 0x00010000 */
12069 #define SYSCFG_MCHDLYCR_DFSDM2CK37SEL SYSCFG_MCHDLYCR_DFSDM2CK37SEL_Msk /*!<Distribution of the bitstreamclock gated by TIM3 OC1 */
12070 #define SYSCFG_MCHDLYCR_DFSDM2CFG_Pos (17U)
12071 #define SYSCFG_MCHDLYCR_DFSDM2CFG_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM2CFG_Pos) /*!< 0x00020000 */
12072 #define SYSCFG_MCHDLYCR_DFSDM2CFG SYSCFG_MCHDLYCR_DFSDM2CFG_Msk /*!<Source selection for DFSDM2 */
12073 #define SYSCFG_MCHDLYCR_DFSDM2CKOSEL_Pos (18U)
12074 #define SYSCFG_MCHDLYCR_DFSDM2CKOSEL_Msk (0x1U << SYSCFG_MCHDLYCR_DFSDM2CKOSEL_Pos) /*!< 0x00040000 */
12075 #define SYSCFG_MCHDLYCR_DFSDM2CKOSEL SYSCFG_MCHDLYCR_DFSDM2CKOSEL_Msk /*!<Source selection for 2_CKOUT */
12076
12077 /******************************************************************************/
12078 /* */
12079 /* TIM */
12080 /* */
12081 /******************************************************************************/
12082 /******************* Bit definition for TIM_CR1 register ********************/
12083 #define TIM_CR1_CEN_Pos (0U)
12084 #define TIM_CR1_CEN_Msk (0x1U << TIM_CR1_CEN_Pos) /*!< 0x00000001 */
12085 #define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */
12086 #define TIM_CR1_UDIS_Pos (1U)
12087 #define TIM_CR1_UDIS_Msk (0x1U << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */
12088 #define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */
12089 #define TIM_CR1_URS_Pos (2U)
12090 #define TIM_CR1_URS_Msk (0x1U << TIM_CR1_URS_Pos) /*!< 0x00000004 */
12091 #define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */
12092 #define TIM_CR1_OPM_Pos (3U)
12093 #define TIM_CR1_OPM_Msk (0x1U << TIM_CR1_OPM_Pos) /*!< 0x00000008 */
12094 #define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */
12095 #define TIM_CR1_DIR_Pos (4U)
12096 #define TIM_CR1_DIR_Msk (0x1U << TIM_CR1_DIR_Pos) /*!< 0x00000010 */
12097 #define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */
12098
12099 #define TIM_CR1_CMS_Pos (5U)
12100 #define TIM_CR1_CMS_Msk (0x3U << TIM_CR1_CMS_Pos) /*!< 0x00000060 */
12101 #define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */
12102 #define TIM_CR1_CMS_0 (0x1U << TIM_CR1_CMS_Pos) /*!< 0x0020 */
12103 #define TIM_CR1_CMS_1 (0x2U << TIM_CR1_CMS_Pos) /*!< 0x0040 */
12104
12105 #define TIM_CR1_ARPE_Pos (7U)
12106 #define TIM_CR1_ARPE_Msk (0x1U << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */
12107 #define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */
12108
12109 #define TIM_CR1_CKD_Pos (8U)
12110 #define TIM_CR1_CKD_Msk (0x3U << TIM_CR1_CKD_Pos) /*!< 0x00000300 */
12111 #define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */
12112 #define TIM_CR1_CKD_0 (0x1U << TIM_CR1_CKD_Pos) /*!< 0x0100 */
12113 #define TIM_CR1_CKD_1 (0x2U << TIM_CR1_CKD_Pos) /*!< 0x0200 */
12114
12115 /******************* Bit definition for TIM_CR2 register ********************/
12116 #define TIM_CR2_CCPC_Pos (0U)
12117 #define TIM_CR2_CCPC_Msk (0x1U << TIM_CR2_CCPC_Pos) /*!< 0x00000001 */
12118 #define TIM_CR2_CCPC TIM_CR2_CCPC_Msk /*!<Capture/Compare Preloaded Control */
12119 #define TIM_CR2_CCUS_Pos (2U)
12120 #define TIM_CR2_CCUS_Msk (0x1U << TIM_CR2_CCUS_Pos) /*!< 0x00000004 */
12121 #define TIM_CR2_CCUS TIM_CR2_CCUS_Msk /*!<Capture/Compare Control Update Selection */
12122 #define TIM_CR2_CCDS_Pos (3U)
12123 #define TIM_CR2_CCDS_Msk (0x1U << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */
12124 #define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */
12125
12126 #define TIM_CR2_MMS_Pos (4U)
12127 #define TIM_CR2_MMS_Msk (0x7U << TIM_CR2_MMS_Pos) /*!< 0x00000070 */
12128 #define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[2:0] bits (Master Mode Selection) */
12129 #define TIM_CR2_MMS_0 (0x1U << TIM_CR2_MMS_Pos) /*!< 0x0010 */
12130 #define TIM_CR2_MMS_1 (0x2U << TIM_CR2_MMS_Pos) /*!< 0x0020 */
12131 #define TIM_CR2_MMS_2 (0x4U << TIM_CR2_MMS_Pos) /*!< 0x0040 */
12132
12133 #define TIM_CR2_TI1S_Pos (7U)
12134 #define TIM_CR2_TI1S_Msk (0x1U << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */
12135 #define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */
12136 #define TIM_CR2_OIS1_Pos (8U)
12137 #define TIM_CR2_OIS1_Msk (0x1U << TIM_CR2_OIS1_Pos) /*!< 0x00000100 */
12138 #define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk /*!<Output Idle state 1 (OC1 output) */
12139 #define TIM_CR2_OIS1N_Pos (9U)
12140 #define TIM_CR2_OIS1N_Msk (0x1U << TIM_CR2_OIS1N_Pos) /*!< 0x00000200 */
12141 #define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk /*!<Output Idle state 1 (OC1N output) */
12142 #define TIM_CR2_OIS2_Pos (10U)
12143 #define TIM_CR2_OIS2_Msk (0x1U << TIM_CR2_OIS2_Pos) /*!< 0x00000400 */
12144 #define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk /*!<Output Idle state 2 (OC2 output) */
12145 #define TIM_CR2_OIS2N_Pos (11U)
12146 #define TIM_CR2_OIS2N_Msk (0x1U << TIM_CR2_OIS2N_Pos) /*!< 0x00000800 */
12147 #define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk /*!<Output Idle state 2 (OC2N output) */
12148 #define TIM_CR2_OIS3_Pos (12U)
12149 #define TIM_CR2_OIS3_Msk (0x1U << TIM_CR2_OIS3_Pos) /*!< 0x00001000 */
12150 #define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk /*!<Output Idle state 3 (OC3 output) */
12151 #define TIM_CR2_OIS3N_Pos (13U)
12152 #define TIM_CR2_OIS3N_Msk (0x1U << TIM_CR2_OIS3N_Pos) /*!< 0x00002000 */
12153 #define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk /*!<Output Idle state 3 (OC3N output) */
12154 #define TIM_CR2_OIS4_Pos (14U)
12155 #define TIM_CR2_OIS4_Msk (0x1U << TIM_CR2_OIS4_Pos) /*!< 0x00004000 */
12156 #define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk /*!<Output Idle state 4 (OC4 output) */
12157
12158 /******************* Bit definition for TIM_SMCR register *******************/
12159 #define TIM_SMCR_SMS_Pos (0U)
12160 #define TIM_SMCR_SMS_Msk (0x7U << TIM_SMCR_SMS_Pos) /*!< 0x00000007 */
12161 #define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */
12162 #define TIM_SMCR_SMS_0 (0x1U << TIM_SMCR_SMS_Pos) /*!< 0x0001 */
12163 #define TIM_SMCR_SMS_1 (0x2U << TIM_SMCR_SMS_Pos) /*!< 0x0002 */
12164 #define TIM_SMCR_SMS_2 (0x4U << TIM_SMCR_SMS_Pos) /*!< 0x0004 */
12165
12166 #define TIM_SMCR_TS_Pos (4U)
12167 #define TIM_SMCR_TS_Msk (0x7U << TIM_SMCR_TS_Pos) /*!< 0x00000070 */
12168 #define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */
12169 #define TIM_SMCR_TS_0 (0x1U << TIM_SMCR_TS_Pos) /*!< 0x0010 */
12170 #define TIM_SMCR_TS_1 (0x2U << TIM_SMCR_TS_Pos) /*!< 0x0020 */
12171 #define TIM_SMCR_TS_2 (0x4U << TIM_SMCR_TS_Pos) /*!< 0x0040 */
12172
12173 #define TIM_SMCR_MSM_Pos (7U)
12174 #define TIM_SMCR_MSM_Msk (0x1U << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */
12175 #define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */
12176
12177 #define TIM_SMCR_ETF_Pos (8U)
12178 #define TIM_SMCR_ETF_Msk (0xFU << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */
12179 #define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */
12180 #define TIM_SMCR_ETF_0 (0x1U << TIM_SMCR_ETF_Pos) /*!< 0x0100 */
12181 #define TIM_SMCR_ETF_1 (0x2U << TIM_SMCR_ETF_Pos) /*!< 0x0200 */
12182 #define TIM_SMCR_ETF_2 (0x4U << TIM_SMCR_ETF_Pos) /*!< 0x0400 */
12183 #define TIM_SMCR_ETF_3 (0x8U << TIM_SMCR_ETF_Pos) /*!< 0x0800 */
12184
12185 #define TIM_SMCR_ETPS_Pos (12U)
12186 #define TIM_SMCR_ETPS_Msk (0x3U << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */
12187 #define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */
12188 #define TIM_SMCR_ETPS_0 (0x1U << TIM_SMCR_ETPS_Pos) /*!< 0x1000 */
12189 #define TIM_SMCR_ETPS_1 (0x2U << TIM_SMCR_ETPS_Pos) /*!< 0x2000 */
12190
12191 #define TIM_SMCR_ECE_Pos (14U)
12192 #define TIM_SMCR_ECE_Msk (0x1U << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */
12193 #define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */
12194 #define TIM_SMCR_ETP_Pos (15U)
12195 #define TIM_SMCR_ETP_Msk (0x1U << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */
12196 #define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */
12197
12198 /******************* Bit definition for TIM_DIER register *******************/
12199 #define TIM_DIER_UIE_Pos (0U)
12200 #define TIM_DIER_UIE_Msk (0x1U << TIM_DIER_UIE_Pos) /*!< 0x00000001 */
12201 #define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */
12202 #define TIM_DIER_CC1IE_Pos (1U)
12203 #define TIM_DIER_CC1IE_Msk (0x1U << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */
12204 #define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */
12205 #define TIM_DIER_CC2IE_Pos (2U)
12206 #define TIM_DIER_CC2IE_Msk (0x1U << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */
12207 #define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */
12208 #define TIM_DIER_CC3IE_Pos (3U)
12209 #define TIM_DIER_CC3IE_Msk (0x1U << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */
12210 #define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */
12211 #define TIM_DIER_CC4IE_Pos (4U)
12212 #define TIM_DIER_CC4IE_Msk (0x1U << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */
12213 #define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */
12214 #define TIM_DIER_COMIE_Pos (5U)
12215 #define TIM_DIER_COMIE_Msk (0x1U << TIM_DIER_COMIE_Pos) /*!< 0x00000020 */
12216 #define TIM_DIER_COMIE TIM_DIER_COMIE_Msk /*!<COM interrupt enable */
12217 #define TIM_DIER_TIE_Pos (6U)
12218 #define TIM_DIER_TIE_Msk (0x1U << TIM_DIER_TIE_Pos) /*!< 0x00000040 */
12219 #define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */
12220 #define TIM_DIER_BIE_Pos (7U)
12221 #define TIM_DIER_BIE_Msk (0x1U << TIM_DIER_BIE_Pos) /*!< 0x00000080 */
12222 #define TIM_DIER_BIE TIM_DIER_BIE_Msk /*!<Break interrupt enable */
12223 #define TIM_DIER_UDE_Pos (8U)
12224 #define TIM_DIER_UDE_Msk (0x1U << TIM_DIER_UDE_Pos) /*!< 0x00000100 */
12225 #define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */
12226 #define TIM_DIER_CC1DE_Pos (9U)
12227 #define TIM_DIER_CC1DE_Msk (0x1U << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */
12228 #define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */
12229 #define TIM_DIER_CC2DE_Pos (10U)
12230 #define TIM_DIER_CC2DE_Msk (0x1U << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */
12231 #define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */
12232 #define TIM_DIER_CC3DE_Pos (11U)
12233 #define TIM_DIER_CC3DE_Msk (0x1U << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */
12234 #define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */
12235 #define TIM_DIER_CC4DE_Pos (12U)
12236 #define TIM_DIER_CC4DE_Msk (0x1U << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */
12237 #define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */
12238 #define TIM_DIER_COMDE_Pos (13U)
12239 #define TIM_DIER_COMDE_Msk (0x1U << TIM_DIER_COMDE_Pos) /*!< 0x00002000 */
12240 #define TIM_DIER_COMDE TIM_DIER_COMDE_Msk /*!<COM DMA request enable */
12241 #define TIM_DIER_TDE_Pos (14U)
12242 #define TIM_DIER_TDE_Msk (0x1U << TIM_DIER_TDE_Pos) /*!< 0x00004000 */
12243 #define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */
12244
12245 /******************** Bit definition for TIM_SR register ********************/
12246 #define TIM_SR_UIF_Pos (0U)
12247 #define TIM_SR_UIF_Msk (0x1U << TIM_SR_UIF_Pos) /*!< 0x00000001 */
12248 #define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */
12249 #define TIM_SR_CC1IF_Pos (1U)
12250 #define TIM_SR_CC1IF_Msk (0x1U << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */
12251 #define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */
12252 #define TIM_SR_CC2IF_Pos (2U)
12253 #define TIM_SR_CC2IF_Msk (0x1U << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */
12254 #define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */
12255 #define TIM_SR_CC3IF_Pos (3U)
12256 #define TIM_SR_CC3IF_Msk (0x1U << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */
12257 #define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */
12258 #define TIM_SR_CC4IF_Pos (4U)
12259 #define TIM_SR_CC4IF_Msk (0x1U << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */
12260 #define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */
12261 #define TIM_SR_COMIF_Pos (5U)
12262 #define TIM_SR_COMIF_Msk (0x1U << TIM_SR_COMIF_Pos) /*!< 0x00000020 */
12263 #define TIM_SR_COMIF TIM_SR_COMIF_Msk /*!<COM interrupt Flag */
12264 #define TIM_SR_TIF_Pos (6U)
12265 #define TIM_SR_TIF_Msk (0x1U << TIM_SR_TIF_Pos) /*!< 0x00000040 */
12266 #define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */
12267 #define TIM_SR_BIF_Pos (7U)
12268 #define TIM_SR_BIF_Msk (0x1U << TIM_SR_BIF_Pos) /*!< 0x00000080 */
12269 #define TIM_SR_BIF TIM_SR_BIF_Msk /*!<Break interrupt Flag */
12270 #define TIM_SR_CC1OF_Pos (9U)
12271 #define TIM_SR_CC1OF_Msk (0x1U << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */
12272 #define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */
12273 #define TIM_SR_CC2OF_Pos (10U)
12274 #define TIM_SR_CC2OF_Msk (0x1U << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */
12275 #define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */
12276 #define TIM_SR_CC3OF_Pos (11U)
12277 #define TIM_SR_CC3OF_Msk (0x1U << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */
12278 #define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */
12279 #define TIM_SR_CC4OF_Pos (12U)
12280 #define TIM_SR_CC4OF_Msk (0x1U << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */
12281 #define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */
12282
12283 /******************* Bit definition for TIM_EGR register ********************/
12284 #define TIM_EGR_UG_Pos (0U)
12285 #define TIM_EGR_UG_Msk (0x1U << TIM_EGR_UG_Pos) /*!< 0x00000001 */
12286 #define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */
12287 #define TIM_EGR_CC1G_Pos (1U)
12288 #define TIM_EGR_CC1G_Msk (0x1U << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */
12289 #define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */
12290 #define TIM_EGR_CC2G_Pos (2U)
12291 #define TIM_EGR_CC2G_Msk (0x1U << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */
12292 #define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */
12293 #define TIM_EGR_CC3G_Pos (3U)
12294 #define TIM_EGR_CC3G_Msk (0x1U << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */
12295 #define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */
12296 #define TIM_EGR_CC4G_Pos (4U)
12297 #define TIM_EGR_CC4G_Msk (0x1U << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */
12298 #define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */
12299 #define TIM_EGR_COMG_Pos (5U)
12300 #define TIM_EGR_COMG_Msk (0x1U << TIM_EGR_COMG_Pos) /*!< 0x00000020 */
12301 #define TIM_EGR_COMG TIM_EGR_COMG_Msk /*!<Capture/Compare Control Update Generation */
12302 #define TIM_EGR_TG_Pos (6U)
12303 #define TIM_EGR_TG_Msk (0x1U << TIM_EGR_TG_Pos) /*!< 0x00000040 */
12304 #define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */
12305 #define TIM_EGR_BG_Pos (7U)
12306 #define TIM_EGR_BG_Msk (0x1U << TIM_EGR_BG_Pos) /*!< 0x00000080 */
12307 #define TIM_EGR_BG TIM_EGR_BG_Msk /*!<Break Generation */
12308
12309 /****************** Bit definition for TIM_CCMR1 register *******************/
12310 #define TIM_CCMR1_CC1S_Pos (0U)
12311 #define TIM_CCMR1_CC1S_Msk (0x3U << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */
12312 #define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
12313 #define TIM_CCMR1_CC1S_0 (0x1U << TIM_CCMR1_CC1S_Pos) /*!< 0x0001 */
12314 #define TIM_CCMR1_CC1S_1 (0x2U << TIM_CCMR1_CC1S_Pos) /*!< 0x0002 */
12315
12316 #define TIM_CCMR1_OC1FE_Pos (2U)
12317 #define TIM_CCMR1_OC1FE_Msk (0x1U << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */
12318 #define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */
12319 #define TIM_CCMR1_OC1PE_Pos (3U)
12320 #define TIM_CCMR1_OC1PE_Msk (0x1U << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */
12321 #define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */
12322
12323 #define TIM_CCMR1_OC1M_Pos (4U)
12324 #define TIM_CCMR1_OC1M_Msk (0x7U << TIM_CCMR1_OC1M_Pos) /*!< 0x00000070 */
12325 #define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
12326 #define TIM_CCMR1_OC1M_0 (0x1U << TIM_CCMR1_OC1M_Pos) /*!< 0x0010 */
12327 #define TIM_CCMR1_OC1M_1 (0x2U << TIM_CCMR1_OC1M_Pos) /*!< 0x0020 */
12328 #define TIM_CCMR1_OC1M_2 (0x4U << TIM_CCMR1_OC1M_Pos) /*!< 0x0040 */
12329
12330 #define TIM_CCMR1_OC1CE_Pos (7U)
12331 #define TIM_CCMR1_OC1CE_Msk (0x1U << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */
12332 #define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1Clear Enable */
12333
12334 #define TIM_CCMR1_CC2S_Pos (8U)
12335 #define TIM_CCMR1_CC2S_Msk (0x3U << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */
12336 #define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
12337 #define TIM_CCMR1_CC2S_0 (0x1U << TIM_CCMR1_CC2S_Pos) /*!< 0x0100 */
12338 #define TIM_CCMR1_CC2S_1 (0x2U << TIM_CCMR1_CC2S_Pos) /*!< 0x0200 */
12339
12340 #define TIM_CCMR1_OC2FE_Pos (10U)
12341 #define TIM_CCMR1_OC2FE_Msk (0x1U << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */
12342 #define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */
12343 #define TIM_CCMR1_OC2PE_Pos (11U)
12344 #define TIM_CCMR1_OC2PE_Msk (0x1U << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */
12345 #define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */
12346
12347 #define TIM_CCMR1_OC2M_Pos (12U)
12348 #define TIM_CCMR1_OC2M_Msk (0x7U << TIM_CCMR1_OC2M_Pos) /*!< 0x00007000 */
12349 #define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
12350 #define TIM_CCMR1_OC2M_0 (0x1U << TIM_CCMR1_OC2M_Pos) /*!< 0x1000 */
12351 #define TIM_CCMR1_OC2M_1 (0x2U << TIM_CCMR1_OC2M_Pos) /*!< 0x2000 */
12352 #define TIM_CCMR1_OC2M_2 (0x4U << TIM_CCMR1_OC2M_Pos) /*!< 0x4000 */
12353
12354 #define TIM_CCMR1_OC2CE_Pos (15U)
12355 #define TIM_CCMR1_OC2CE_Msk (0x1U << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */
12356 #define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */
12357
12358 /*----------------------------------------------------------------------------*/
12359
12360 #define TIM_CCMR1_IC1PSC_Pos (2U)
12361 #define TIM_CCMR1_IC1PSC_Msk (0x3U << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */
12362 #define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
12363 #define TIM_CCMR1_IC1PSC_0 (0x1U << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0004 */
12364 #define TIM_CCMR1_IC1PSC_1 (0x2U << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0008 */
12365
12366 #define TIM_CCMR1_IC1F_Pos (4U)
12367 #define TIM_CCMR1_IC1F_Msk (0xFU << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */
12368 #define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
12369 #define TIM_CCMR1_IC1F_0 (0x1U << TIM_CCMR1_IC1F_Pos) /*!< 0x0010 */
12370 #define TIM_CCMR1_IC1F_1 (0x2U << TIM_CCMR1_IC1F_Pos) /*!< 0x0020 */
12371 #define TIM_CCMR1_IC1F_2 (0x4U << TIM_CCMR1_IC1F_Pos) /*!< 0x0040 */
12372 #define TIM_CCMR1_IC1F_3 (0x8U << TIM_CCMR1_IC1F_Pos) /*!< 0x0080 */
12373
12374 #define TIM_CCMR1_IC2PSC_Pos (10U)
12375 #define TIM_CCMR1_IC2PSC_Msk (0x3U << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */
12376 #define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
12377 #define TIM_CCMR1_IC2PSC_0 (0x1U << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0400 */
12378 #define TIM_CCMR1_IC2PSC_1 (0x2U << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0800 */
12379
12380 #define TIM_CCMR1_IC2F_Pos (12U)
12381 #define TIM_CCMR1_IC2F_Msk (0xFU << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */
12382 #define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
12383 #define TIM_CCMR1_IC2F_0 (0x1U << TIM_CCMR1_IC2F_Pos) /*!< 0x1000 */
12384 #define TIM_CCMR1_IC2F_1 (0x2U << TIM_CCMR1_IC2F_Pos) /*!< 0x2000 */
12385 #define TIM_CCMR1_IC2F_2 (0x4U << TIM_CCMR1_IC2F_Pos) /*!< 0x4000 */
12386 #define TIM_CCMR1_IC2F_3 (0x8U << TIM_CCMR1_IC2F_Pos) /*!< 0x8000 */
12387
12388 /****************** Bit definition for TIM_CCMR2 register *******************/
12389 #define TIM_CCMR2_CC3S_Pos (0U)
12390 #define TIM_CCMR2_CC3S_Msk (0x3U << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */
12391 #define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
12392 #define TIM_CCMR2_CC3S_0 (0x1U << TIM_CCMR2_CC3S_Pos) /*!< 0x0001 */
12393 #define TIM_CCMR2_CC3S_1 (0x2U << TIM_CCMR2_CC3S_Pos) /*!< 0x0002 */
12394
12395 #define TIM_CCMR2_OC3FE_Pos (2U)
12396 #define TIM_CCMR2_OC3FE_Msk (0x1U << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */
12397 #define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */
12398 #define TIM_CCMR2_OC3PE_Pos (3U)
12399 #define TIM_CCMR2_OC3PE_Msk (0x1U << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */
12400 #define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */
12401
12402 #define TIM_CCMR2_OC3M_Pos (4U)
12403 #define TIM_CCMR2_OC3M_Msk (0x7U << TIM_CCMR2_OC3M_Pos) /*!< 0x00000070 */
12404 #define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
12405 #define TIM_CCMR2_OC3M_0 (0x1U << TIM_CCMR2_OC3M_Pos) /*!< 0x0010 */
12406 #define TIM_CCMR2_OC3M_1 (0x2U << TIM_CCMR2_OC3M_Pos) /*!< 0x0020 */
12407 #define TIM_CCMR2_OC3M_2 (0x4U << TIM_CCMR2_OC3M_Pos) /*!< 0x0040 */
12408
12409 #define TIM_CCMR2_OC3CE_Pos (7U)
12410 #define TIM_CCMR2_OC3CE_Msk (0x1U << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */
12411 #define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */
12412
12413 #define TIM_CCMR2_CC4S_Pos (8U)
12414 #define TIM_CCMR2_CC4S_Msk (0x3U << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */
12415 #define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
12416 #define TIM_CCMR2_CC4S_0 (0x1U << TIM_CCMR2_CC4S_Pos) /*!< 0x0100 */
12417 #define TIM_CCMR2_CC4S_1 (0x2U << TIM_CCMR2_CC4S_Pos) /*!< 0x0200 */
12418
12419 #define TIM_CCMR2_OC4FE_Pos (10U)
12420 #define TIM_CCMR2_OC4FE_Msk (0x1U << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */
12421 #define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */
12422 #define TIM_CCMR2_OC4PE_Pos (11U)
12423 #define TIM_CCMR2_OC4PE_Msk (0x1U << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */
12424 #define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */
12425
12426 #define TIM_CCMR2_OC4M_Pos (12U)
12427 #define TIM_CCMR2_OC4M_Msk (0x7U << TIM_CCMR2_OC4M_Pos) /*!< 0x00007000 */
12428 #define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
12429 #define TIM_CCMR2_OC4M_0 (0x1U << TIM_CCMR2_OC4M_Pos) /*!< 0x1000 */
12430 #define TIM_CCMR2_OC4M_1 (0x2U << TIM_CCMR2_OC4M_Pos) /*!< 0x2000 */
12431 #define TIM_CCMR2_OC4M_2 (0x4U << TIM_CCMR2_OC4M_Pos) /*!< 0x4000 */
12432
12433 #define TIM_CCMR2_OC4CE_Pos (15U)
12434 #define TIM_CCMR2_OC4CE_Msk (0x1U << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */
12435 #define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */
12436
12437 /*----------------------------------------------------------------------------*/
12438
12439 #define TIM_CCMR2_IC3PSC_Pos (2U)
12440 #define TIM_CCMR2_IC3PSC_Msk (0x3U << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */
12441 #define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
12442 #define TIM_CCMR2_IC3PSC_0 (0x1U << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0004 */
12443 #define TIM_CCMR2_IC3PSC_1 (0x2U << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0008 */
12444
12445 #define TIM_CCMR2_IC3F_Pos (4U)
12446 #define TIM_CCMR2_IC3F_Msk (0xFU << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */
12447 #define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
12448 #define TIM_CCMR2_IC3F_0 (0x1U << TIM_CCMR2_IC3F_Pos) /*!< 0x0010 */
12449 #define TIM_CCMR2_IC3F_1 (0x2U << TIM_CCMR2_IC3F_Pos) /*!< 0x0020 */
12450 #define TIM_CCMR2_IC3F_2 (0x4U << TIM_CCMR2_IC3F_Pos) /*!< 0x0040 */
12451 #define TIM_CCMR2_IC3F_3 (0x8U << TIM_CCMR2_IC3F_Pos) /*!< 0x0080 */
12452
12453 #define TIM_CCMR2_IC4PSC_Pos (10U)
12454 #define TIM_CCMR2_IC4PSC_Msk (0x3U << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */
12455 #define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
12456 #define TIM_CCMR2_IC4PSC_0 (0x1U << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0400 */
12457 #define TIM_CCMR2_IC4PSC_1 (0x2U << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0800 */
12458
12459 #define TIM_CCMR2_IC4F_Pos (12U)
12460 #define TIM_CCMR2_IC4F_Msk (0xFU << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */
12461 #define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
12462 #define TIM_CCMR2_IC4F_0 (0x1U << TIM_CCMR2_IC4F_Pos) /*!< 0x1000 */
12463 #define TIM_CCMR2_IC4F_1 (0x2U << TIM_CCMR2_IC4F_Pos) /*!< 0x2000 */
12464 #define TIM_CCMR2_IC4F_2 (0x4U << TIM_CCMR2_IC4F_Pos) /*!< 0x4000 */
12465 #define TIM_CCMR2_IC4F_3 (0x8U << TIM_CCMR2_IC4F_Pos) /*!< 0x8000 */
12466
12467 /******************* Bit definition for TIM_CCER register *******************/
12468 #define TIM_CCER_CC1E_Pos (0U)
12469 #define TIM_CCER_CC1E_Msk (0x1U << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */
12470 #define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */
12471 #define TIM_CCER_CC1P_Pos (1U)
12472 #define TIM_CCER_CC1P_Msk (0x1U << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */
12473 #define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */
12474 #define TIM_CCER_CC1NE_Pos (2U)
12475 #define TIM_CCER_CC1NE_Msk (0x1U << TIM_CCER_CC1NE_Pos) /*!< 0x00000004 */
12476 #define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk /*!<Capture/Compare 1 Complementary output enable */
12477 #define TIM_CCER_CC1NP_Pos (3U)
12478 #define TIM_CCER_CC1NP_Msk (0x1U << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */
12479 #define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */
12480 #define TIM_CCER_CC2E_Pos (4U)
12481 #define TIM_CCER_CC2E_Msk (0x1U << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */
12482 #define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */
12483 #define TIM_CCER_CC2P_Pos (5U)
12484 #define TIM_CCER_CC2P_Msk (0x1U << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */
12485 #define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */
12486 #define TIM_CCER_CC2NE_Pos (6U)
12487 #define TIM_CCER_CC2NE_Msk (0x1U << TIM_CCER_CC2NE_Pos) /*!< 0x00000040 */
12488 #define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk /*!<Capture/Compare 2 Complementary output enable */
12489 #define TIM_CCER_CC2NP_Pos (7U)
12490 #define TIM_CCER_CC2NP_Msk (0x1U << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */
12491 #define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */
12492 #define TIM_CCER_CC3E_Pos (8U)
12493 #define TIM_CCER_CC3E_Msk (0x1U << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */
12494 #define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */
12495 #define TIM_CCER_CC3P_Pos (9U)
12496 #define TIM_CCER_CC3P_Msk (0x1U << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */
12497 #define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */
12498 #define TIM_CCER_CC3NE_Pos (10U)
12499 #define TIM_CCER_CC3NE_Msk (0x1U << TIM_CCER_CC3NE_Pos) /*!< 0x00000400 */
12500 #define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk /*!<Capture/Compare 3 Complementary output enable */
12501 #define TIM_CCER_CC3NP_Pos (11U)
12502 #define TIM_CCER_CC3NP_Msk (0x1U << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */
12503 #define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */
12504 #define TIM_CCER_CC4E_Pos (12U)
12505 #define TIM_CCER_CC4E_Msk (0x1U << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */
12506 #define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */
12507 #define TIM_CCER_CC4P_Pos (13U)
12508 #define TIM_CCER_CC4P_Msk (0x1U << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */
12509 #define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */
12510 #define TIM_CCER_CC4NP_Pos (15U)
12511 #define TIM_CCER_CC4NP_Msk (0x1U << TIM_CCER_CC4NP_Pos) /*!< 0x00008000 */
12512 #define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk /*!<Capture/Compare 4 Complementary output Polarity */
12513
12514 /******************* Bit definition for TIM_CNT register ********************/
12515 #define TIM_CNT_CNT_Pos (0U)
12516 #define TIM_CNT_CNT_Msk (0xFFFFFFFFU << TIM_CNT_CNT_Pos) /*!< 0xFFFFFFFF */
12517 #define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */
12518
12519 /******************* Bit definition for TIM_PSC register ********************/
12520 #define TIM_PSC_PSC_Pos (0U)
12521 #define TIM_PSC_PSC_Msk (0xFFFFU << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */
12522 #define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */
12523
12524 /******************* Bit definition for TIM_ARR register ********************/
12525 #define TIM_ARR_ARR_Pos (0U)
12526 #define TIM_ARR_ARR_Msk (0xFFFFFFFFU << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
12527 #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-reload Value */
12528
12529 /******************* Bit definition for TIM_RCR register ********************/
12530 #define TIM_RCR_REP_Pos (0U)
12531 #define TIM_RCR_REP_Msk (0xFFU << TIM_RCR_REP_Pos) /*!< 0x000000FF */
12532 #define TIM_RCR_REP TIM_RCR_REP_Msk /*!<Repetition Counter Value */
12533
12534 /******************* Bit definition for TIM_CCR1 register *******************/
12535 #define TIM_CCR1_CCR1_Pos (0U)
12536 #define TIM_CCR1_CCR1_Msk (0xFFFFU << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */
12537 #define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */
12538
12539 /******************* Bit definition for TIM_CCR2 register *******************/
12540 #define TIM_CCR2_CCR2_Pos (0U)
12541 #define TIM_CCR2_CCR2_Msk (0xFFFFU << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */
12542 #define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */
12543
12544 /******************* Bit definition for TIM_CCR3 register *******************/
12545 #define TIM_CCR3_CCR3_Pos (0U)
12546 #define TIM_CCR3_CCR3_Msk (0xFFFFU << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */
12547 #define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */
12548
12549 /******************* Bit definition for TIM_CCR4 register *******************/
12550 #define TIM_CCR4_CCR4_Pos (0U)
12551 #define TIM_CCR4_CCR4_Msk (0xFFFFU << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
12552 #define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */
12553
12554 /******************* Bit definition for TIM_BDTR register *******************/
12555 #define TIM_BDTR_DTG_Pos (0U)
12556 #define TIM_BDTR_DTG_Msk (0xFFU << TIM_BDTR_DTG_Pos) /*!< 0x000000FF */
12557 #define TIM_BDTR_DTG TIM_BDTR_DTG_Msk /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
12558 #define TIM_BDTR_DTG_0 (0x01U << TIM_BDTR_DTG_Pos) /*!< 0x0001 */
12559 #define TIM_BDTR_DTG_1 (0x02U << TIM_BDTR_DTG_Pos) /*!< 0x0002 */
12560 #define TIM_BDTR_DTG_2 (0x04U << TIM_BDTR_DTG_Pos) /*!< 0x0004 */
12561 #define TIM_BDTR_DTG_3 (0x08U << TIM_BDTR_DTG_Pos) /*!< 0x0008 */
12562 #define TIM_BDTR_DTG_4 (0x10U << TIM_BDTR_DTG_Pos) /*!< 0x0010 */
12563 #define TIM_BDTR_DTG_5 (0x20U << TIM_BDTR_DTG_Pos) /*!< 0x0020 */
12564 #define TIM_BDTR_DTG_6 (0x40U << TIM_BDTR_DTG_Pos) /*!< 0x0040 */
12565 #define TIM_BDTR_DTG_7 (0x80U << TIM_BDTR_DTG_Pos) /*!< 0x0080 */
12566
12567 #define TIM_BDTR_LOCK_Pos (8U)
12568 #define TIM_BDTR_LOCK_Msk (0x3U << TIM_BDTR_LOCK_Pos) /*!< 0x00000300 */
12569 #define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk /*!<LOCK[1:0] bits (Lock Configuration) */
12570 #define TIM_BDTR_LOCK_0 (0x1U << TIM_BDTR_LOCK_Pos) /*!< 0x0100 */
12571 #define TIM_BDTR_LOCK_1 (0x2U << TIM_BDTR_LOCK_Pos) /*!< 0x0200 */
12572
12573 #define TIM_BDTR_OSSI_Pos (10U)
12574 #define TIM_BDTR_OSSI_Msk (0x1U << TIM_BDTR_OSSI_Pos) /*!< 0x00000400 */
12575 #define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk /*!<Off-State Selection for Idle mode */
12576 #define TIM_BDTR_OSSR_Pos (11U)
12577 #define TIM_BDTR_OSSR_Msk (0x1U << TIM_BDTR_OSSR_Pos) /*!< 0x00000800 */
12578 #define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk /*!<Off-State Selection for Run mode */
12579 #define TIM_BDTR_BKE_Pos (12U)
12580 #define TIM_BDTR_BKE_Msk (0x1U << TIM_BDTR_BKE_Pos) /*!< 0x00001000 */
12581 #define TIM_BDTR_BKE TIM_BDTR_BKE_Msk /*!<Break enable */
12582 #define TIM_BDTR_BKP_Pos (13U)
12583 #define TIM_BDTR_BKP_Msk (0x1U << TIM_BDTR_BKP_Pos) /*!< 0x00002000 */
12584 #define TIM_BDTR_BKP TIM_BDTR_BKP_Msk /*!<Break Polarity */
12585 #define TIM_BDTR_AOE_Pos (14U)
12586 #define TIM_BDTR_AOE_Msk (0x1U << TIM_BDTR_AOE_Pos) /*!< 0x00004000 */
12587 #define TIM_BDTR_AOE TIM_BDTR_AOE_Msk /*!<Automatic Output enable */
12588 #define TIM_BDTR_MOE_Pos (15U)
12589 #define TIM_BDTR_MOE_Msk (0x1U << TIM_BDTR_MOE_Pos) /*!< 0x00008000 */
12590 #define TIM_BDTR_MOE TIM_BDTR_MOE_Msk /*!<Main Output enable */
12591
12592 /******************* Bit definition for TIM_DCR register ********************/
12593 #define TIM_DCR_DBA_Pos (0U)
12594 #define TIM_DCR_DBA_Msk (0x1FU << TIM_DCR_DBA_Pos) /*!< 0x0000001F */
12595 #define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */
12596 #define TIM_DCR_DBA_0 (0x01U << TIM_DCR_DBA_Pos) /*!< 0x0001 */
12597 #define TIM_DCR_DBA_1 (0x02U << TIM_DCR_DBA_Pos) /*!< 0x0002 */
12598 #define TIM_DCR_DBA_2 (0x04U << TIM_DCR_DBA_Pos) /*!< 0x0004 */
12599 #define TIM_DCR_DBA_3 (0x08U << TIM_DCR_DBA_Pos) /*!< 0x0008 */
12600 #define TIM_DCR_DBA_4 (0x10U << TIM_DCR_DBA_Pos) /*!< 0x0010 */
12601
12602 #define TIM_DCR_DBL_Pos (8U)
12603 #define TIM_DCR_DBL_Msk (0x1FU << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */
12604 #define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */
12605 #define TIM_DCR_DBL_0 (0x01U << TIM_DCR_DBL_Pos) /*!< 0x0100 */
12606 #define TIM_DCR_DBL_1 (0x02U << TIM_DCR_DBL_Pos) /*!< 0x0200 */
12607 #define TIM_DCR_DBL_2 (0x04U << TIM_DCR_DBL_Pos) /*!< 0x0400 */
12608 #define TIM_DCR_DBL_3 (0x08U << TIM_DCR_DBL_Pos) /*!< 0x0800 */
12609 #define TIM_DCR_DBL_4 (0x10U << TIM_DCR_DBL_Pos) /*!< 0x1000 */
12610
12611 /******************* Bit definition for TIM_DMAR register *******************/
12612 #define TIM_DMAR_DMAB_Pos (0U)
12613 #define TIM_DMAR_DMAB_Msk (0xFFFFU << TIM_DMAR_DMAB_Pos) /*!< 0x0000FFFF */
12614 #define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */
12615
12616 /******************* Bit definition for TIM_OR register *********************/
12617 #define TIM_OR_TI1_RMP_Pos (0U)
12618 #define TIM_OR_TI1_RMP_Msk (0x3U << TIM_OR_TI1_RMP_Pos) /*!< 0x00000003 */
12619 #define TIM_OR_TI1_RMP TIM_OR_TI1_RMP_Msk /*!< TI1_RMP[1:0] bits (TIM11 Input Capture 1 remap) */
12620 #define TIM_OR_TI1_RMP_0 (0x1U << TIM_OR_TI1_RMP_Pos) /*!< 0x00000001 */
12621 #define TIM_OR_TI1_RMP_1 (0x2U << TIM_OR_TI1_RMP_Pos) /*!< 0x00000002 */
12622
12623 #define TIM_OR_TI4_RMP_Pos (6U)
12624 #define TIM_OR_TI4_RMP_Msk (0x3U << TIM_OR_TI4_RMP_Pos) /*!< 0x000000C0 */
12625 #define TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap) */
12626 #define TIM_OR_TI4_RMP_0 (0x1U << TIM_OR_TI4_RMP_Pos) /*!< 0x0040 */
12627 #define TIM_OR_TI4_RMP_1 (0x2U << TIM_OR_TI4_RMP_Pos) /*!< 0x0080 */
12628 #define TIM_OR_ITR1_RMP_Pos (10U)
12629 #define TIM_OR_ITR1_RMP_Msk (0x3U << TIM_OR_ITR1_RMP_Pos) /*!< 0x00000C00 */
12630 #define TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */
12631 #define TIM_OR_ITR1_RMP_0 (0x1U << TIM_OR_ITR1_RMP_Pos) /*!< 0x0400 */
12632 #define TIM_OR_ITR1_RMP_1 (0x2U << TIM_OR_ITR1_RMP_Pos) /*!< 0x0800 */
12633
12634 /******************************************************************************/
12635 /* */
12636 /* Low Power Timer (LPTIM) */
12637 /* */
12638 /******************************************************************************/
12639 /****************** Bit definition for LPTIM_ISR register *******************/
12640 #define LPTIM_ISR_CMPM_Pos (0U)
12641 #define LPTIM_ISR_CMPM_Msk (0x1U << LPTIM_ISR_CMPM_Pos) /*!< 0x00000001 */
12642 #define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk /*!< Compare match */
12643 #define LPTIM_ISR_ARRM_Pos (1U)
12644 #define LPTIM_ISR_ARRM_Msk (0x1U << LPTIM_ISR_ARRM_Pos) /*!< 0x00000002 */
12645 #define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk /*!< Autoreload match */
12646 #define LPTIM_ISR_EXTTRIG_Pos (2U)
12647 #define LPTIM_ISR_EXTTRIG_Msk (0x1U << LPTIM_ISR_EXTTRIG_Pos) /*!< 0x00000004 */
12648 #define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk /*!< External trigger edge event */
12649 #define LPTIM_ISR_CMPOK_Pos (3U)
12650 #define LPTIM_ISR_CMPOK_Msk (0x1U << LPTIM_ISR_CMPOK_Pos) /*!< 0x00000008 */
12651 #define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk /*!< Compare register update OK */
12652 #define LPTIM_ISR_ARROK_Pos (4U)
12653 #define LPTIM_ISR_ARROK_Msk (0x1U << LPTIM_ISR_ARROK_Pos) /*!< 0x00000010 */
12654 #define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk /*!< Autoreload register update OK */
12655 #define LPTIM_ISR_UP_Pos (5U)
12656 #define LPTIM_ISR_UP_Msk (0x1U << LPTIM_ISR_UP_Pos) /*!< 0x00000020 */
12657 #define LPTIM_ISR_UP LPTIM_ISR_UP_Msk /*!< Counter direction change down to up */
12658 #define LPTIM_ISR_DOWN_Pos (6U)
12659 #define LPTIM_ISR_DOWN_Msk (0x1U << LPTIM_ISR_DOWN_Pos) /*!< 0x00000040 */
12660 #define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk /*!< Counter direction change up to down */
12661
12662 /****************** Bit definition for LPTIM_ICR register *******************/
12663 #define LPTIM_ICR_CMPMCF_Pos (0U)
12664 #define LPTIM_ICR_CMPMCF_Msk (0x1U << LPTIM_ICR_CMPMCF_Pos) /*!< 0x00000001 */
12665 #define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk /*!< Compare match Clear Flag */
12666 #define LPTIM_ICR_ARRMCF_Pos (1U)
12667 #define LPTIM_ICR_ARRMCF_Msk (0x1U << LPTIM_ICR_ARRMCF_Pos) /*!< 0x00000002 */
12668 #define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk /*!< Autoreload match Clear Flag */
12669 #define LPTIM_ICR_EXTTRIGCF_Pos (2U)
12670 #define LPTIM_ICR_EXTTRIGCF_Msk (0x1U << LPTIM_ICR_EXTTRIGCF_Pos) /*!< 0x00000004 */
12671 #define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk /*!< External trigger edge event Clear Flag */
12672 #define LPTIM_ICR_CMPOKCF_Pos (3U)
12673 #define LPTIM_ICR_CMPOKCF_Msk (0x1U << LPTIM_ICR_CMPOKCF_Pos) /*!< 0x00000008 */
12674 #define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk /*!< Compare register update OK Clear Flag */
12675 #define LPTIM_ICR_ARROKCF_Pos (4U)
12676 #define LPTIM_ICR_ARROKCF_Msk (0x1U << LPTIM_ICR_ARROKCF_Pos) /*!< 0x00000010 */
12677 #define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk /*!< Autoreload register update OK Clear Flag */
12678 #define LPTIM_ICR_UPCF_Pos (5U)
12679 #define LPTIM_ICR_UPCF_Msk (0x1U << LPTIM_ICR_UPCF_Pos) /*!< 0x00000020 */
12680 #define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk /*!< Counter direction change down to up Clear Flag */
12681 #define LPTIM_ICR_DOWNCF_Pos (6U)
12682 #define LPTIM_ICR_DOWNCF_Msk (0x1U << LPTIM_ICR_DOWNCF_Pos) /*!< 0x00000040 */
12683 #define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk /*!< Counter direction change up to down Clear Flag */
12684
12685 /****************** Bit definition for LPTIM_IER register ********************/
12686 #define LPTIM_IER_CMPMIE_Pos (0U)
12687 #define LPTIM_IER_CMPMIE_Msk (0x1U << LPTIM_IER_CMPMIE_Pos) /*!< 0x00000001 */
12688 #define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk /*!< Compare match Interrupt Enable */
12689 #define LPTIM_IER_ARRMIE_Pos (1U)
12690 #define LPTIM_IER_ARRMIE_Msk (0x1U << LPTIM_IER_ARRMIE_Pos) /*!< 0x00000002 */
12691 #define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk /*!< Autoreload match Interrupt Enable */
12692 #define LPTIM_IER_EXTTRIGIE_Pos (2U)
12693 #define LPTIM_IER_EXTTRIGIE_Msk (0x1U << LPTIM_IER_EXTTRIGIE_Pos) /*!< 0x00000004 */
12694 #define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk /*!< External trigger edge event Interrupt Enable */
12695 #define LPTIM_IER_CMPOKIE_Pos (3U)
12696 #define LPTIM_IER_CMPOKIE_Msk (0x1U << LPTIM_IER_CMPOKIE_Pos) /*!< 0x00000008 */
12697 #define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk /*!< Compare register update OK Interrupt Enable */
12698 #define LPTIM_IER_ARROKIE_Pos (4U)
12699 #define LPTIM_IER_ARROKIE_Msk (0x1U << LPTIM_IER_ARROKIE_Pos) /*!< 0x00000010 */
12700 #define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk /*!< Autoreload register update OK Interrupt Enable */
12701 #define LPTIM_IER_UPIE_Pos (5U)
12702 #define LPTIM_IER_UPIE_Msk (0x1U << LPTIM_IER_UPIE_Pos) /*!< 0x00000020 */
12703 #define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk /*!< Counter direction change down to up Interrupt Enable */
12704 #define LPTIM_IER_DOWNIE_Pos (6U)
12705 #define LPTIM_IER_DOWNIE_Msk (0x1U << LPTIM_IER_DOWNIE_Pos) /*!< 0x00000040 */
12706 #define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk /*!< Counter direction change up to down Interrupt Enable */
12707
12708 /****************** Bit definition for LPTIM_CFGR register *******************/
12709 #define LPTIM_CFGR_CKSEL_Pos (0U)
12710 #define LPTIM_CFGR_CKSEL_Msk (0x1U << LPTIM_CFGR_CKSEL_Pos) /*!< 0x00000001 */
12711 #define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk /*!< Clock selector */
12712
12713 #define LPTIM_CFGR_CKPOL_Pos (1U)
12714 #define LPTIM_CFGR_CKPOL_Msk (0x3U << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000006 */
12715 #define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk /*!< CKPOL[1:0] bits (Clock polarity) */
12716 #define LPTIM_CFGR_CKPOL_0 (0x1U << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000002 */
12717 #define LPTIM_CFGR_CKPOL_1 (0x2U << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000004 */
12718
12719 #define LPTIM_CFGR_CKFLT_Pos (3U)
12720 #define LPTIM_CFGR_CKFLT_Msk (0x3U << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000018 */
12721 #define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */
12722 #define LPTIM_CFGR_CKFLT_0 (0x1U << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000008 */
12723 #define LPTIM_CFGR_CKFLT_1 (0x2U << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000010 */
12724
12725 #define LPTIM_CFGR_TRGFLT_Pos (6U)
12726 #define LPTIM_CFGR_TRGFLT_Msk (0x3U << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x000000C0 */
12727 #define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */
12728 #define LPTIM_CFGR_TRGFLT_0 (0x1U << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000040 */
12729 #define LPTIM_CFGR_TRGFLT_1 (0x2U << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000080 */
12730
12731 #define LPTIM_CFGR_PRESC_Pos (9U)
12732 #define LPTIM_CFGR_PRESC_Msk (0x7U << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000E00 */
12733 #define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk /*!< PRESC[2:0] bits (Clock prescaler) */
12734 #define LPTIM_CFGR_PRESC_0 (0x1U << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000200 */
12735 #define LPTIM_CFGR_PRESC_1 (0x2U << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000400 */
12736 #define LPTIM_CFGR_PRESC_2 (0x4U << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000800 */
12737
12738 #define LPTIM_CFGR_TRIGSEL_Pos (13U)
12739 #define LPTIM_CFGR_TRIGSEL_Msk (0x7U << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x0000E000 */
12740 #define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk /*!< TRIGSEL[2:0]] bits (Trigger selector) */
12741 #define LPTIM_CFGR_TRIGSEL_0 (0x1U << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00002000 */
12742 #define LPTIM_CFGR_TRIGSEL_1 (0x2U << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00004000 */
12743 #define LPTIM_CFGR_TRIGSEL_2 (0x4U << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00008000 */
12744
12745 #define LPTIM_CFGR_TRIGEN_Pos (17U)
12746 #define LPTIM_CFGR_TRIGEN_Msk (0x3U << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00060000 */
12747 #define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */
12748 #define LPTIM_CFGR_TRIGEN_0 (0x1U << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00020000 */
12749 #define LPTIM_CFGR_TRIGEN_1 (0x2U << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00040000 */
12750
12751 #define LPTIM_CFGR_TIMOUT_Pos (19U)
12752 #define LPTIM_CFGR_TIMOUT_Msk (0x1U << LPTIM_CFGR_TIMOUT_Pos) /*!< 0x00080000 */
12753 #define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk /*!< Timout enable */
12754 #define LPTIM_CFGR_WAVE_Pos (20U)
12755 #define LPTIM_CFGR_WAVE_Msk (0x1U << LPTIM_CFGR_WAVE_Pos) /*!< 0x00100000 */
12756 #define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk /*!< Waveform shape */
12757 #define LPTIM_CFGR_WAVPOL_Pos (21U)
12758 #define LPTIM_CFGR_WAVPOL_Msk (0x1U << LPTIM_CFGR_WAVPOL_Pos) /*!< 0x00200000 */
12759 #define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk /*!< Waveform shape polarity */
12760 #define LPTIM_CFGR_PRELOAD_Pos (22U)
12761 #define LPTIM_CFGR_PRELOAD_Msk (0x1U << LPTIM_CFGR_PRELOAD_Pos) /*!< 0x00400000 */
12762 #define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk /*!< Reg update mode */
12763 #define LPTIM_CFGR_COUNTMODE_Pos (23U)
12764 #define LPTIM_CFGR_COUNTMODE_Msk (0x1U << LPTIM_CFGR_COUNTMODE_Pos) /*!< 0x00800000 */
12765 #define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk /*!< Counter mode enable */
12766 #define LPTIM_CFGR_ENC_Pos (24U)
12767 #define LPTIM_CFGR_ENC_Msk (0x1U << LPTIM_CFGR_ENC_Pos) /*!< 0x01000000 */
12768 #define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk /*!< Encoder mode enable */
12769
12770 /****************** Bit definition for LPTIM_CR register ********************/
12771 #define LPTIM_CR_ENABLE_Pos (0U)
12772 #define LPTIM_CR_ENABLE_Msk (0x1U << LPTIM_CR_ENABLE_Pos) /*!< 0x00000001 */
12773 #define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk /*!< LPTIMer enable */
12774 #define LPTIM_CR_SNGSTRT_Pos (1U)
12775 #define LPTIM_CR_SNGSTRT_Msk (0x1U << LPTIM_CR_SNGSTRT_Pos) /*!< 0x00000002 */
12776 #define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk /*!< Timer start in single mode */
12777 #define LPTIM_CR_CNTSTRT_Pos (2U)
12778 #define LPTIM_CR_CNTSTRT_Msk (0x1U << LPTIM_CR_CNTSTRT_Pos) /*!< 0x00000004 */
12779 #define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk /*!< Timer start in continuous mode */
12780
12781 /****************** Bit definition for LPTIM_CMP register *******************/
12782 #define LPTIM_CMP_CMP_Pos (0U)
12783 #define LPTIM_CMP_CMP_Msk (0xFFFFU << LPTIM_CMP_CMP_Pos) /*!< 0x0000FFFF */
12784 #define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk /*!< Compare register */
12785
12786 /****************** Bit definition for LPTIM_ARR register *******************/
12787 #define LPTIM_ARR_ARR_Pos (0U)
12788 #define LPTIM_ARR_ARR_Msk (0xFFFFU << LPTIM_ARR_ARR_Pos) /*!< 0x0000FFFF */
12789 #define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk /*!< Auto reload register */
12790
12791 /****************** Bit definition for LPTIM_CNT register *******************/
12792 #define LPTIM_CNT_CNT_Pos (0U)
12793 #define LPTIM_CNT_CNT_Msk (0xFFFFU << LPTIM_CNT_CNT_Pos) /*!< 0x0000FFFF */
12794 #define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk /*!< Counter register */
12795
12796 /****************** Bit definition for LPTIM_OR register *******************/
12797 #define LPTIM_OR_LPT_IN1_RMP_Pos (0U)
12798 #define LPTIM_OR_LPT_IN1_RMP_Msk (0x3U << LPTIM_OR_LPT_IN1_RMP_Pos) /*!< 0x00000003 */
12799 #define LPTIM_OR_LPT_IN1_RMP LPTIM_OR_LPT_IN1_RMP_Msk /*!< LPTIMER[1:0] bits (Remap selection) */
12800 #define LPTIM_OR_LPT_IN1_RMP_0 (0x1U << LPTIM_OR_LPT_IN1_RMP_Pos) /*!< 0x00000001 */
12801 #define LPTIM_OR_LPT_IN1_RMP_1 (0x2U << LPTIM_OR_LPT_IN1_RMP_Pos) /*!< 0x00000002 */
12802 #define LPTIM_OR_TIM1_ITR2_RMP_Pos (2U)
12803 #define LPTIM_OR_TIM1_ITR2_RMP_Msk (0x1U << LPTIM_OR_TIM1_ITR2_RMP_Pos) /*!< 0x00000004 */
12804 #define LPTIM_OR_TIM1_ITR2_RMP LPTIM_OR_TIM1_ITR2_RMP_Msk /*!< Bit 2 */
12805 #define LPTIM_OR_TIM5_ITR1_RMP_Pos (3U)
12806 #define LPTIM_OR_TIM5_ITR1_RMP_Msk (0x1U << LPTIM_OR_TIM5_ITR1_RMP_Pos) /*!< 0x00000008 */
12807 #define LPTIM_OR_TIM5_ITR1_RMP LPTIM_OR_TIM5_ITR1_RMP_Msk /*!< Bit 3 */
12808 #define LPTIM_OR_TIM9_ITR1_RMP_Pos (4U)
12809 #define LPTIM_OR_TIM9_ITR1_RMP_Msk (0x1U << LPTIM_OR_TIM9_ITR1_RMP_Pos) /*!< 0x00000010 */
12810 #define LPTIM_OR_TIM9_ITR1_RMP LPTIM_OR_TIM9_ITR1_RMP_Msk /*!< Bit 4 */
12811
12812 /* Legacy Defines */
12813 #define LPTIM_OR_OR LPTIM_OR_LPT_IN1_RMP
12814 #define LPTIM_OR_OR_0 LPTIM_OR_LPT_IN1_RMP_0
12815 #define LPTIM_OR_OR_1 LPTIM_OR_LPT_IN1_RMP_1
12816
12817
12818 /******************************************************************************/
12819 /* */
12820 /* Universal Synchronous Asynchronous Receiver Transmitter */
12821 /* */
12822 /******************************************************************************/
12823 /******************* Bit definition for USART_SR register *******************/
12824 #define USART_SR_PE_Pos (0U)
12825 #define USART_SR_PE_Msk (0x1U << USART_SR_PE_Pos) /*!< 0x00000001 */
12826 #define USART_SR_PE USART_SR_PE_Msk /*!<Parity Error */
12827 #define USART_SR_FE_Pos (1U)
12828 #define USART_SR_FE_Msk (0x1U << USART_SR_FE_Pos) /*!< 0x00000002 */
12829 #define USART_SR_FE USART_SR_FE_Msk /*!<Framing Error */
12830 #define USART_SR_NE_Pos (2U)
12831 #define USART_SR_NE_Msk (0x1U << USART_SR_NE_Pos) /*!< 0x00000004 */
12832 #define USART_SR_NE USART_SR_NE_Msk /*!<Noise Error Flag */
12833 #define USART_SR_ORE_Pos (3U)
12834 #define USART_SR_ORE_Msk (0x1U << USART_SR_ORE_Pos) /*!< 0x00000008 */
12835 #define USART_SR_ORE USART_SR_ORE_Msk /*!<OverRun Error */
12836 #define USART_SR_IDLE_Pos (4U)
12837 #define USART_SR_IDLE_Msk (0x1U << USART_SR_IDLE_Pos) /*!< 0x00000010 */
12838 #define USART_SR_IDLE USART_SR_IDLE_Msk /*!<IDLE line detected */
12839 #define USART_SR_RXNE_Pos (5U)
12840 #define USART_SR_RXNE_Msk (0x1U << USART_SR_RXNE_Pos) /*!< 0x00000020 */
12841 #define USART_SR_RXNE USART_SR_RXNE_Msk /*!<Read Data Register Not Empty */
12842 #define USART_SR_TC_Pos (6U)
12843 #define USART_SR_TC_Msk (0x1U << USART_SR_TC_Pos) /*!< 0x00000040 */
12844 #define USART_SR_TC USART_SR_TC_Msk /*!<Transmission Complete */
12845 #define USART_SR_TXE_Pos (7U)
12846 #define USART_SR_TXE_Msk (0x1U << USART_SR_TXE_Pos) /*!< 0x00000080 */
12847 #define USART_SR_TXE USART_SR_TXE_Msk /*!<Transmit Data Register Empty */
12848 #define USART_SR_LBD_Pos (8U)
12849 #define USART_SR_LBD_Msk (0x1U << USART_SR_LBD_Pos) /*!< 0x00000100 */
12850 #define USART_SR_LBD USART_SR_LBD_Msk /*!<LIN Break Detection Flag */
12851 #define USART_SR_CTS_Pos (9U)
12852 #define USART_SR_CTS_Msk (0x1U << USART_SR_CTS_Pos) /*!< 0x00000200 */
12853 #define USART_SR_CTS USART_SR_CTS_Msk /*!<CTS Flag */
12854
12855 /******************* Bit definition for USART_DR register *******************/
12856 #define USART_DR_DR_Pos (0U)
12857 #define USART_DR_DR_Msk (0x1FFU << USART_DR_DR_Pos) /*!< 0x000001FF */
12858 #define USART_DR_DR USART_DR_DR_Msk /*!<Data value */
12859
12860 /****************** Bit definition for USART_BRR register *******************/
12861 #define USART_BRR_DIV_Fraction_Pos (0U)
12862 #define USART_BRR_DIV_Fraction_Msk (0xFU << USART_BRR_DIV_Fraction_Pos) /*!< 0x0000000F */
12863 #define USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk /*!<Fraction of USARTDIV */
12864 #define USART_BRR_DIV_Mantissa_Pos (4U)
12865 #define USART_BRR_DIV_Mantissa_Msk (0xFFFU << USART_BRR_DIV_Mantissa_Pos) /*!< 0x0000FFF0 */
12866 #define USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk /*!<Mantissa of USARTDIV */
12867
12868 /****************** Bit definition for USART_CR1 register *******************/
12869 #define USART_CR1_SBK_Pos (0U)
12870 #define USART_CR1_SBK_Msk (0x1U << USART_CR1_SBK_Pos) /*!< 0x00000001 */
12871 #define USART_CR1_SBK USART_CR1_SBK_Msk /*!<Send Break */
12872 #define USART_CR1_RWU_Pos (1U)
12873 #define USART_CR1_RWU_Msk (0x1U << USART_CR1_RWU_Pos) /*!< 0x00000002 */
12874 #define USART_CR1_RWU USART_CR1_RWU_Msk /*!<Receiver wakeup */
12875 #define USART_CR1_RE_Pos (2U)
12876 #define USART_CR1_RE_Msk (0x1U << USART_CR1_RE_Pos) /*!< 0x00000004 */
12877 #define USART_CR1_RE USART_CR1_RE_Msk /*!<Receiver Enable */
12878 #define USART_CR1_TE_Pos (3U)
12879 #define USART_CR1_TE_Msk (0x1U << USART_CR1_TE_Pos) /*!< 0x00000008 */
12880 #define USART_CR1_TE USART_CR1_TE_Msk /*!<Transmitter Enable */
12881 #define USART_CR1_IDLEIE_Pos (4U)
12882 #define USART_CR1_IDLEIE_Msk (0x1U << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */
12883 #define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!<IDLE Interrupt Enable */
12884 #define USART_CR1_RXNEIE_Pos (5U)
12885 #define USART_CR1_RXNEIE_Msk (0x1U << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */
12886 #define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!<RXNE Interrupt Enable */
12887 #define USART_CR1_TCIE_Pos (6U)
12888 #define USART_CR1_TCIE_Msk (0x1U << USART_CR1_TCIE_Pos) /*!< 0x00000040 */
12889 #define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!<Transmission Complete Interrupt Enable */
12890 #define USART_CR1_TXEIE_Pos (7U)
12891 #define USART_CR1_TXEIE_Msk (0x1U << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */
12892 #define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!<TXE Interrupt Enable */
12893 #define USART_CR1_PEIE_Pos (8U)
12894 #define USART_CR1_PEIE_Msk (0x1U << USART_CR1_PEIE_Pos) /*!< 0x00000100 */
12895 #define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!<PE Interrupt Enable */
12896 #define USART_CR1_PS_Pos (9U)
12897 #define USART_CR1_PS_Msk (0x1U << USART_CR1_PS_Pos) /*!< 0x00000200 */
12898 #define USART_CR1_PS USART_CR1_PS_Msk /*!<Parity Selection */
12899 #define USART_CR1_PCE_Pos (10U)
12900 #define USART_CR1_PCE_Msk (0x1U << USART_CR1_PCE_Pos) /*!< 0x00000400 */
12901 #define USART_CR1_PCE USART_CR1_PCE_Msk /*!<Parity Control Enable */
12902 #define USART_CR1_WAKE_Pos (11U)
12903 #define USART_CR1_WAKE_Msk (0x1U << USART_CR1_WAKE_Pos) /*!< 0x00000800 */
12904 #define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!<Wakeup method */
12905 #define USART_CR1_M_Pos (12U)
12906 #define USART_CR1_M_Msk (0x1U << USART_CR1_M_Pos) /*!< 0x00001000 */
12907 #define USART_CR1_M USART_CR1_M_Msk /*!<Word length */
12908 #define USART_CR1_UE_Pos (13U)
12909 #define USART_CR1_UE_Msk (0x1U << USART_CR1_UE_Pos) /*!< 0x00002000 */
12910 #define USART_CR1_UE USART_CR1_UE_Msk /*!<USART Enable */
12911 #define USART_CR1_OVER8_Pos (15U)
12912 #define USART_CR1_OVER8_Msk (0x1U << USART_CR1_OVER8_Pos) /*!< 0x00008000 */
12913 #define USART_CR1_OVER8 USART_CR1_OVER8_Msk /*!<USART Oversampling by 8 enable */
12914
12915 /****************** Bit definition for USART_CR2 register *******************/
12916 #define USART_CR2_ADD_Pos (0U)
12917 #define USART_CR2_ADD_Msk (0xFU << USART_CR2_ADD_Pos) /*!< 0x0000000F */
12918 #define USART_CR2_ADD USART_CR2_ADD_Msk /*!<Address of the USART node */
12919 #define USART_CR2_LBDL_Pos (5U)
12920 #define USART_CR2_LBDL_Msk (0x1U << USART_CR2_LBDL_Pos) /*!< 0x00000020 */
12921 #define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!<LIN Break Detection Length */
12922 #define USART_CR2_LBDIE_Pos (6U)
12923 #define USART_CR2_LBDIE_Msk (0x1U << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */
12924 #define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!<LIN Break Detection Interrupt Enable */
12925 #define USART_CR2_LBCL_Pos (8U)
12926 #define USART_CR2_LBCL_Msk (0x1U << USART_CR2_LBCL_Pos) /*!< 0x00000100 */
12927 #define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!<Last Bit Clock pulse */
12928 #define USART_CR2_CPHA_Pos (9U)
12929 #define USART_CR2_CPHA_Msk (0x1U << USART_CR2_CPHA_Pos) /*!< 0x00000200 */
12930 #define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!<Clock Phase */
12931 #define USART_CR2_CPOL_Pos (10U)
12932 #define USART_CR2_CPOL_Msk (0x1U << USART_CR2_CPOL_Pos) /*!< 0x00000400 */
12933 #define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!<Clock Polarity */
12934 #define USART_CR2_CLKEN_Pos (11U)
12935 #define USART_CR2_CLKEN_Msk (0x1U << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */
12936 #define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!<Clock Enable */
12937
12938 #define USART_CR2_STOP_Pos (12U)
12939 #define USART_CR2_STOP_Msk (0x3U << USART_CR2_STOP_Pos) /*!< 0x00003000 */
12940 #define USART_CR2_STOP USART_CR2_STOP_Msk /*!<STOP[1:0] bits (STOP bits) */
12941 #define USART_CR2_STOP_0 (0x1U << USART_CR2_STOP_Pos) /*!< 0x1000 */
12942 #define USART_CR2_STOP_1 (0x2U << USART_CR2_STOP_Pos) /*!< 0x2000 */
12943
12944 #define USART_CR2_LINEN_Pos (14U)
12945 #define USART_CR2_LINEN_Msk (0x1U << USART_CR2_LINEN_Pos) /*!< 0x00004000 */
12946 #define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!<LIN mode enable */
12947
12948 /****************** Bit definition for USART_CR3 register *******************/
12949 #define USART_CR3_EIE_Pos (0U)
12950 #define USART_CR3_EIE_Msk (0x1U << USART_CR3_EIE_Pos) /*!< 0x00000001 */
12951 #define USART_CR3_EIE USART_CR3_EIE_Msk /*!<Error Interrupt Enable */
12952 #define USART_CR3_IREN_Pos (1U)
12953 #define USART_CR3_IREN_Msk (0x1U << USART_CR3_IREN_Pos) /*!< 0x00000002 */
12954 #define USART_CR3_IREN USART_CR3_IREN_Msk /*!<IrDA mode Enable */
12955 #define USART_CR3_IRLP_Pos (2U)
12956 #define USART_CR3_IRLP_Msk (0x1U << USART_CR3_IRLP_Pos) /*!< 0x00000004 */
12957 #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!<IrDA Low-Power */
12958 #define USART_CR3_HDSEL_Pos (3U)
12959 #define USART_CR3_HDSEL_Msk (0x1U << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */
12960 #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!<Half-Duplex Selection */
12961 #define USART_CR3_NACK_Pos (4U)
12962 #define USART_CR3_NACK_Msk (0x1U << USART_CR3_NACK_Pos) /*!< 0x00000010 */
12963 #define USART_CR3_NACK USART_CR3_NACK_Msk /*!<Smartcard NACK enable */
12964 #define USART_CR3_SCEN_Pos (5U)
12965 #define USART_CR3_SCEN_Msk (0x1U << USART_CR3_SCEN_Pos) /*!< 0x00000020 */
12966 #define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!<Smartcard mode enable */
12967 #define USART_CR3_DMAR_Pos (6U)
12968 #define USART_CR3_DMAR_Msk (0x1U << USART_CR3_DMAR_Pos) /*!< 0x00000040 */
12969 #define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!<DMA Enable Receiver */
12970 #define USART_CR3_DMAT_Pos (7U)
12971 #define USART_CR3_DMAT_Msk (0x1U << USART_CR3_DMAT_Pos) /*!< 0x00000080 */
12972 #define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!<DMA Enable Transmitter */
12973 #define USART_CR3_RTSE_Pos (8U)
12974 #define USART_CR3_RTSE_Msk (0x1U << USART_CR3_RTSE_Pos) /*!< 0x00000100 */
12975 #define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!<RTS Enable */
12976 #define USART_CR3_CTSE_Pos (9U)
12977 #define USART_CR3_CTSE_Msk (0x1U << USART_CR3_CTSE_Pos) /*!< 0x00000200 */
12978 #define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!<CTS Enable */
12979 #define USART_CR3_CTSIE_Pos (10U)
12980 #define USART_CR3_CTSIE_Msk (0x1U << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */
12981 #define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!<CTS Interrupt Enable */
12982 #define USART_CR3_ONEBIT_Pos (11U)
12983 #define USART_CR3_ONEBIT_Msk (0x1U << USART_CR3_ONEBIT_Pos) /*!< 0x00000800 */
12984 #define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk /*!<USART One bit method enable */
12985
12986 /****************** Bit definition for USART_GTPR register ******************/
12987 #define USART_GTPR_PSC_Pos (0U)
12988 #define USART_GTPR_PSC_Msk (0xFFU << USART_GTPR_PSC_Pos) /*!< 0x000000FF */
12989 #define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!<PSC[7:0] bits (Prescaler value) */
12990 #define USART_GTPR_PSC_0 (0x01U << USART_GTPR_PSC_Pos) /*!< 0x0001 */
12991 #define USART_GTPR_PSC_1 (0x02U << USART_GTPR_PSC_Pos) /*!< 0x0002 */
12992 #define USART_GTPR_PSC_2 (0x04U << USART_GTPR_PSC_Pos) /*!< 0x0004 */
12993 #define USART_GTPR_PSC_3 (0x08U << USART_GTPR_PSC_Pos) /*!< 0x0008 */
12994 #define USART_GTPR_PSC_4 (0x10U << USART_GTPR_PSC_Pos) /*!< 0x0010 */
12995 #define USART_GTPR_PSC_5 (0x20U << USART_GTPR_PSC_Pos) /*!< 0x0020 */
12996 #define USART_GTPR_PSC_6 (0x40U << USART_GTPR_PSC_Pos) /*!< 0x0040 */
12997 #define USART_GTPR_PSC_7 (0x80U << USART_GTPR_PSC_Pos) /*!< 0x0080 */
12998
12999 #define USART_GTPR_GT_Pos (8U)
13000 #define USART_GTPR_GT_Msk (0xFFU << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */
13001 #define USART_GTPR_GT USART_GTPR_GT_Msk /*!<Guard time value */
13002
13003 /******************************************************************************/
13004 /* */
13005 /* Window WATCHDOG */
13006 /* */
13007 /******************************************************************************/
13008 /******************* Bit definition for WWDG_CR register ********************/
13009 #define WWDG_CR_T_Pos (0U)
13010 #define WWDG_CR_T_Msk (0x7FU << WWDG_CR_T_Pos) /*!< 0x0000007F */
13011 #define WWDG_CR_T WWDG_CR_T_Msk /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
13012 #define WWDG_CR_T_0 (0x01U << WWDG_CR_T_Pos) /*!< 0x01 */
13013 #define WWDG_CR_T_1 (0x02U << WWDG_CR_T_Pos) /*!< 0x02 */
13014 #define WWDG_CR_T_2 (0x04U << WWDG_CR_T_Pos) /*!< 0x04 */
13015 #define WWDG_CR_T_3 (0x08U << WWDG_CR_T_Pos) /*!< 0x08 */
13016 #define WWDG_CR_T_4 (0x10U << WWDG_CR_T_Pos) /*!< 0x10 */
13017 #define WWDG_CR_T_5 (0x20U << WWDG_CR_T_Pos) /*!< 0x20 */
13018 #define WWDG_CR_T_6 (0x40U << WWDG_CR_T_Pos) /*!< 0x40 */
13019 /* Legacy defines */
13020 #define WWDG_CR_T0 WWDG_CR_T_0
13021 #define WWDG_CR_T1 WWDG_CR_T_1
13022 #define WWDG_CR_T2 WWDG_CR_T_2
13023 #define WWDG_CR_T3 WWDG_CR_T_3
13024 #define WWDG_CR_T4 WWDG_CR_T_4
13025 #define WWDG_CR_T5 WWDG_CR_T_5
13026 #define WWDG_CR_T6 WWDG_CR_T_6
13027
13028 #define WWDG_CR_WDGA_Pos (7U)
13029 #define WWDG_CR_WDGA_Msk (0x1U << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */
13030 #define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!<Activation bit */
13031
13032 /******************* Bit definition for WWDG_CFR register *******************/
13033 #define WWDG_CFR_W_Pos (0U)
13034 #define WWDG_CFR_W_Msk (0x7FU << WWDG_CFR_W_Pos) /*!< 0x0000007F */
13035 #define WWDG_CFR_W WWDG_CFR_W_Msk /*!<W[6:0] bits (7-bit window value) */
13036 #define WWDG_CFR_W_0 (0x01U << WWDG_CFR_W_Pos) /*!< 0x0001 */
13037 #define WWDG_CFR_W_1 (0x02U << WWDG_CFR_W_Pos) /*!< 0x0002 */
13038 #define WWDG_CFR_W_2 (0x04U << WWDG_CFR_W_Pos) /*!< 0x0004 */
13039 #define WWDG_CFR_W_3 (0x08U << WWDG_CFR_W_Pos) /*!< 0x0008 */
13040 #define WWDG_CFR_W_4 (0x10U << WWDG_CFR_W_Pos) /*!< 0x0010 */
13041 #define WWDG_CFR_W_5 (0x20U << WWDG_CFR_W_Pos) /*!< 0x0020 */
13042 #define WWDG_CFR_W_6 (0x40U << WWDG_CFR_W_Pos) /*!< 0x0040 */
13043 /* Legacy defines */
13044 #define WWDG_CFR_W0 WWDG_CFR_W_0
13045 #define WWDG_CFR_W1 WWDG_CFR_W_1
13046 #define WWDG_CFR_W2 WWDG_CFR_W_2
13047 #define WWDG_CFR_W3 WWDG_CFR_W_3
13048 #define WWDG_CFR_W4 WWDG_CFR_W_4
13049 #define WWDG_CFR_W5 WWDG_CFR_W_5
13050 #define WWDG_CFR_W6 WWDG_CFR_W_6
13051
13052 #define WWDG_CFR_WDGTB_Pos (7U)
13053 #define WWDG_CFR_WDGTB_Msk (0x3U << WWDG_CFR_WDGTB_Pos) /*!< 0x00000180 */
13054 #define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!<WDGTB[1:0] bits (Timer Base) */
13055 #define WWDG_CFR_WDGTB_0 (0x1U << WWDG_CFR_WDGTB_Pos) /*!< 0x0080 */
13056 #define WWDG_CFR_WDGTB_1 (0x2U << WWDG_CFR_WDGTB_Pos) /*!< 0x0100 */
13057 /* Legacy defines */
13058 #define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
13059 #define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
13060
13061 #define WWDG_CFR_EWI_Pos (9U)
13062 #define WWDG_CFR_EWI_Msk (0x1U << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */
13063 #define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!<Early Wakeup Interrupt */
13064
13065 /******************* Bit definition for WWDG_SR register ********************/
13066 #define WWDG_SR_EWIF_Pos (0U)
13067 #define WWDG_SR_EWIF_Msk (0x1U << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */
13068 #define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!<Early Wakeup Interrupt Flag */
13069
13070
13071 /******************************************************************************/
13072 /* */
13073 /* DBG */
13074 /* */
13075 /******************************************************************************/
13076 /******************** Bit definition for DBGMCU_IDCODE register *************/
13077 #define DBGMCU_IDCODE_DEV_ID_Pos (0U)
13078 #define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFU << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
13079 #define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk
13080 #define DBGMCU_IDCODE_REV_ID_Pos (16U)
13081 #define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFU << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
13082 #define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk
13083
13084 /******************** Bit definition for DBGMCU_CR register *****************/
13085 #define DBGMCU_CR_DBG_SLEEP_Pos (0U)
13086 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1U << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
13087 #define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk
13088 #define DBGMCU_CR_DBG_STOP_Pos (1U)
13089 #define DBGMCU_CR_DBG_STOP_Msk (0x1U << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */
13090 #define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk
13091 #define DBGMCU_CR_DBG_STANDBY_Pos (2U)
13092 #define DBGMCU_CR_DBG_STANDBY_Msk (0x1U << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
13093 #define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk
13094 #define DBGMCU_CR_TRACE_IOEN_Pos (5U)
13095 #define DBGMCU_CR_TRACE_IOEN_Msk (0x1U << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */
13096 #define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk
13097
13098 #define DBGMCU_CR_TRACE_MODE_Pos (6U)
13099 #define DBGMCU_CR_TRACE_MODE_Msk (0x3U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */
13100 #define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk
13101 #define DBGMCU_CR_TRACE_MODE_0 (0x1U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */
13102 #define DBGMCU_CR_TRACE_MODE_1 (0x2U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */
13103
13104 /******************** Bit definition for DBGMCU_APB1_FZ register ************/
13105 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U)
13106 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
13107 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
13108 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U)
13109 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
13110 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
13111 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U)
13112 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */
13113 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
13114 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U)
13115 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*!< 0x00000008 */
13116 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
13117 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U)
13118 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
13119 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
13120 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U)
13121 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
13122 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
13123 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U)
13124 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) /*!< 0x00000040 */
13125 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk
13126 #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U)
13127 #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos) /*!< 0x00000080 */
13128 #define DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk
13129 #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U)
13130 #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) /*!< 0x00000100 */
13131 #define DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
13132 #define DBGMCU_APB1_FZ_DBG_LPTIM_STOP_Pos (9U)
13133 #define DBGMCU_APB1_FZ_DBG_LPTIM_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_LPTIM_STOP_Pos) /*!< 0x00000200 */
13134 #define DBGMCU_APB1_FZ_DBG_LPTIM_STOP DBGMCU_APB1_FZ_DBG_LPTIM_STOP_Msk
13135 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)
13136 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */
13137 #define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
13138 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)
13139 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
13140 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
13141 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)
13142 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
13143 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
13144 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U)
13145 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00200000 */
13146 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
13147 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U)
13148 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00400000 */
13149 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
13150 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U)
13151 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) /*!< 0x00800000 */
13152 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
13153 #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos (24U)
13154 #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos) /*!< 0x01000000 */
13155 #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk
13156 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U)
13157 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) /*!< 0x02000000 */
13158 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk
13159 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U)
13160 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos) /*!< 0x04000000 */
13161 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk
13162 #define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos (27U)
13163 #define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos) /*!< 0x08000000 */
13164 #define DBGMCU_APB1_FZ_DBG_CAN3_STOP DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk
13165
13166 /******************** Bit definition for DBGMCU_APB2_FZ register ************/
13167 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U)
13168 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*!< 0x00000001 */
13169 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
13170 #define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U)
13171 #define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) /*!< 0x00000002 */
13172 #define DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk
13173 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U)
13174 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) /*!< 0x00010000 */
13175 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
13176 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U)
13177 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) /*!< 0x00020000 */
13178 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
13179 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U)
13180 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) /*!< 0x00040000 */
13181 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
13182
13183 /******************************************************************************/
13184 /* */
13185 /* USB_OTG */
13186 /* */
13187 /******************************************************************************/
13188 /******************** Bit definition for USB_OTG_GOTGCTL register ***********/
13189 #define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)
13190 #define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1U << USB_OTG_GOTGCTL_SRQSCS_Pos) /*!< 0x00000001 */
13191 #define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk /*!< Session request success */
13192 #define USB_OTG_GOTGCTL_SRQ_Pos (1U)
13193 #define USB_OTG_GOTGCTL_SRQ_Msk (0x1U << USB_OTG_GOTGCTL_SRQ_Pos) /*!< 0x00000002 */
13194 #define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk /*!< Session request */
13195 #define USB_OTG_GOTGCTL_VBVALOEN_Pos (2U)
13196 #define USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_VBVALOEN_Pos) /*!< 0x00000004 */
13197 #define USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk /*!< VBUS valid override enable */
13198 #define USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U)
13199 #define USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_VBVALOVAL_Pos) /*!< 0x00000008 */
13200 #define USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk /*!< VBUS valid override value */
13201 #define USB_OTG_GOTGCTL_AVALOEN_Pos (4U)
13202 #define USB_OTG_GOTGCTL_AVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_AVALOEN_Pos) /*!< 0x00000010 */
13203 #define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk /*!< A-peripheral session valid override enable */
13204 #define USB_OTG_GOTGCTL_AVALOVAL_Pos (5U)
13205 #define USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_AVALOVAL_Pos) /*!< 0x00000020 */
13206 #define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk /*!< A-peripheral session valid override value */
13207 #define USB_OTG_GOTGCTL_BVALOEN_Pos (6U)
13208 #define USB_OTG_GOTGCTL_BVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_BVALOEN_Pos) /*!< 0x00000040 */
13209 #define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk /*!< B-peripheral session valid override enable */
13210 #define USB_OTG_GOTGCTL_BVALOVAL_Pos (7U)
13211 #define USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_BVALOVAL_Pos) /*!< 0x00000080 */
13212 #define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk /*!< B-peripheral session valid override value */
13213 #define USB_OTG_GOTGCTL_HNGSCS_Pos (8U)
13214 #define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1U << USB_OTG_GOTGCTL_HNGSCS_Pos) /*!< 0x00000100 */
13215 #define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk /*!< Host set HNP enable */
13216 #define USB_OTG_GOTGCTL_HNPRQ_Pos (9U)
13217 #define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1U << USB_OTG_GOTGCTL_HNPRQ_Pos) /*!< 0x00000200 */
13218 #define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk /*!< HNP request */
13219 #define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U)
13220 #define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1U << USB_OTG_GOTGCTL_HSHNPEN_Pos) /*!< 0x00000400 */
13221 #define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk /*!< Host set HNP enable */
13222 #define USB_OTG_GOTGCTL_DHNPEN_Pos (11U)
13223 #define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1U << USB_OTG_GOTGCTL_DHNPEN_Pos) /*!< 0x00000800 */
13224 #define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk /*!< Device HNP enabled */
13225 #define USB_OTG_GOTGCTL_EHEN_Pos (12U)
13226 #define USB_OTG_GOTGCTL_EHEN_Msk (0x1U << USB_OTG_GOTGCTL_EHEN_Pos) /*!< 0x00001000 */
13227 #define USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk /*!< Embedded host enable */
13228 #define USB_OTG_GOTGCTL_CIDSTS_Pos (16U)
13229 #define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1U << USB_OTG_GOTGCTL_CIDSTS_Pos) /*!< 0x00010000 */
13230 #define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk /*!< Connector ID status */
13231 #define USB_OTG_GOTGCTL_DBCT_Pos (17U)
13232 #define USB_OTG_GOTGCTL_DBCT_Msk (0x1U << USB_OTG_GOTGCTL_DBCT_Pos) /*!< 0x00020000 */
13233 #define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk /*!< Long/short debounce time */
13234 #define USB_OTG_GOTGCTL_ASVLD_Pos (18U)
13235 #define USB_OTG_GOTGCTL_ASVLD_Msk (0x1U << USB_OTG_GOTGCTL_ASVLD_Pos) /*!< 0x00040000 */
13236 #define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk /*!< A-session valid */
13237 #define USB_OTG_GOTGCTL_BSESVLD_Pos (19U)
13238 #define USB_OTG_GOTGCTL_BSESVLD_Msk (0x1U << USB_OTG_GOTGCTL_BSESVLD_Pos) /*!< 0x00080000 */
13239 #define USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk /*!< B-session valid */
13240 #define USB_OTG_GOTGCTL_OTGVER_Pos (20U)
13241 #define USB_OTG_GOTGCTL_OTGVER_Msk (0x1U << USB_OTG_GOTGCTL_OTGVER_Pos) /*!< 0x00100000 */
13242 #define USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk /*!< OTG version */
13243
13244 /******************** Bit definition forUSB_OTG_HCFG register ********************/
13245
13246 #define USB_OTG_HCFG_FSLSPCS_Pos (0U)
13247 #define USB_OTG_HCFG_FSLSPCS_Msk (0x3U << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000003 */
13248 #define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk /*!< FS/LS PHY clock select */
13249 #define USB_OTG_HCFG_FSLSPCS_0 (0x1U << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000001 */
13250 #define USB_OTG_HCFG_FSLSPCS_1 (0x2U << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000002 */
13251 #define USB_OTG_HCFG_FSLSS_Pos (2U)
13252 #define USB_OTG_HCFG_FSLSS_Msk (0x1U << USB_OTG_HCFG_FSLSS_Pos) /*!< 0x00000004 */
13253 #define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk /*!< FS- and LS-only support */
13254
13255 /******************** Bit definition for USB_OTG_DCFG register ********************/
13256
13257 #define USB_OTG_DCFG_DSPD_Pos (0U)
13258 #define USB_OTG_DCFG_DSPD_Msk (0x3U << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000003 */
13259 #define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk /*!< Device speed */
13260 #define USB_OTG_DCFG_DSPD_0 (0x1U << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000001 */
13261 #define USB_OTG_DCFG_DSPD_1 (0x2U << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000002 */
13262 #define USB_OTG_DCFG_NZLSOHSK_Pos (2U)
13263 #define USB_OTG_DCFG_NZLSOHSK_Msk (0x1U << USB_OTG_DCFG_NZLSOHSK_Pos) /*!< 0x00000004 */
13264 #define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk /*!< Nonzero-length status OUT handshake */
13265
13266 #define USB_OTG_DCFG_DAD_Pos (4U)
13267 #define USB_OTG_DCFG_DAD_Msk (0x7FU << USB_OTG_DCFG_DAD_Pos) /*!< 0x000007F0 */
13268 #define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk /*!< Device address */
13269 #define USB_OTG_DCFG_DAD_0 (0x01U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000010 */
13270 #define USB_OTG_DCFG_DAD_1 (0x02U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000020 */
13271 #define USB_OTG_DCFG_DAD_2 (0x04U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000040 */
13272 #define USB_OTG_DCFG_DAD_3 (0x08U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000080 */
13273 #define USB_OTG_DCFG_DAD_4 (0x10U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000100 */
13274 #define USB_OTG_DCFG_DAD_5 (0x20U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000200 */
13275 #define USB_OTG_DCFG_DAD_6 (0x40U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000400 */
13276
13277 #define USB_OTG_DCFG_PFIVL_Pos (11U)
13278 #define USB_OTG_DCFG_PFIVL_Msk (0x3U << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001800 */
13279 #define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk /*!< Periodic (micro)frame interval */
13280 #define USB_OTG_DCFG_PFIVL_0 (0x1U << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00000800 */
13281 #define USB_OTG_DCFG_PFIVL_1 (0x2U << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001000 */
13282
13283 #define USB_OTG_DCFG_PERSCHIVL_Pos (24U)
13284 #define USB_OTG_DCFG_PERSCHIVL_Msk (0x3U << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x03000000 */
13285 #define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk /*!< Periodic scheduling interval */
13286 #define USB_OTG_DCFG_PERSCHIVL_0 (0x1U << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x01000000 */
13287 #define USB_OTG_DCFG_PERSCHIVL_1 (0x2U << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x02000000 */
13288
13289 /******************** Bit definition for USB_OTG_PCGCR register ********************/
13290 #define USB_OTG_PCGCR_STPPCLK_Pos (0U)
13291 #define USB_OTG_PCGCR_STPPCLK_Msk (0x1U << USB_OTG_PCGCR_STPPCLK_Pos) /*!< 0x00000001 */
13292 #define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk /*!< Stop PHY clock */
13293 #define USB_OTG_PCGCR_GATEHCLK_Pos (1U)
13294 #define USB_OTG_PCGCR_GATEHCLK_Msk (0x1U << USB_OTG_PCGCR_GATEHCLK_Pos) /*!< 0x00000002 */
13295 #define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk /*!< Gate HCLK */
13296 #define USB_OTG_PCGCR_PHYSUSP_Pos (4U)
13297 #define USB_OTG_PCGCR_PHYSUSP_Msk (0x1U << USB_OTG_PCGCR_PHYSUSP_Pos) /*!< 0x00000010 */
13298 #define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk /*!< PHY suspended */
13299
13300 /******************** Bit definition for USB_OTG_GOTGINT register ********************/
13301 #define USB_OTG_GOTGINT_SEDET_Pos (2U)
13302 #define USB_OTG_GOTGINT_SEDET_Msk (0x1U << USB_OTG_GOTGINT_SEDET_Pos) /*!< 0x00000004 */
13303 #define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk /*!< Session end detected */
13304 #define USB_OTG_GOTGINT_SRSSCHG_Pos (8U)
13305 #define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1U << USB_OTG_GOTGINT_SRSSCHG_Pos) /*!< 0x00000100 */
13306 #define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk /*!< Session request success status change */
13307 #define USB_OTG_GOTGINT_HNSSCHG_Pos (9U)
13308 #define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1U << USB_OTG_GOTGINT_HNSSCHG_Pos) /*!< 0x00000200 */
13309 #define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk /*!< Host negotiation success status change */
13310 #define USB_OTG_GOTGINT_HNGDET_Pos (17U)
13311 #define USB_OTG_GOTGINT_HNGDET_Msk (0x1U << USB_OTG_GOTGINT_HNGDET_Pos) /*!< 0x00020000 */
13312 #define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk /*!< Host negotiation detected */
13313 #define USB_OTG_GOTGINT_ADTOCHG_Pos (18U)
13314 #define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1U << USB_OTG_GOTGINT_ADTOCHG_Pos) /*!< 0x00040000 */
13315 #define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk /*!< A-device timeout change */
13316 #define USB_OTG_GOTGINT_DBCDNE_Pos (19U)
13317 #define USB_OTG_GOTGINT_DBCDNE_Msk (0x1U << USB_OTG_GOTGINT_DBCDNE_Pos) /*!< 0x00080000 */
13318 #define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk /*!< Debounce done */
13319 #define USB_OTG_GOTGINT_IDCHNG_Pos (20U)
13320 #define USB_OTG_GOTGINT_IDCHNG_Msk (0x1U << USB_OTG_GOTGINT_IDCHNG_Pos) /*!< 0x00100000 */
13321 #define USB_OTG_GOTGINT_IDCHNG USB_OTG_GOTGINT_IDCHNG_Msk /*!< Change in ID pin input value */
13322
13323 /******************** Bit definition for USB_OTG_DCTL register ********************/
13324 #define USB_OTG_DCTL_RWUSIG_Pos (0U)
13325 #define USB_OTG_DCTL_RWUSIG_Msk (0x1U << USB_OTG_DCTL_RWUSIG_Pos) /*!< 0x00000001 */
13326 #define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk /*!< Remote wakeup signaling */
13327 #define USB_OTG_DCTL_SDIS_Pos (1U)
13328 #define USB_OTG_DCTL_SDIS_Msk (0x1U << USB_OTG_DCTL_SDIS_Pos) /*!< 0x00000002 */
13329 #define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk /*!< Soft disconnect */
13330 #define USB_OTG_DCTL_GINSTS_Pos (2U)
13331 #define USB_OTG_DCTL_GINSTS_Msk (0x1U << USB_OTG_DCTL_GINSTS_Pos) /*!< 0x00000004 */
13332 #define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk /*!< Global IN NAK status */
13333 #define USB_OTG_DCTL_GONSTS_Pos (3U)
13334 #define USB_OTG_DCTL_GONSTS_Msk (0x1U << USB_OTG_DCTL_GONSTS_Pos) /*!< 0x00000008 */
13335 #define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk /*!< Global OUT NAK status */
13336
13337 #define USB_OTG_DCTL_TCTL_Pos (4U)
13338 #define USB_OTG_DCTL_TCTL_Msk (0x7U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000070 */
13339 #define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk /*!< Test control */
13340 #define USB_OTG_DCTL_TCTL_0 (0x1U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000010 */
13341 #define USB_OTG_DCTL_TCTL_1 (0x2U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000020 */
13342 #define USB_OTG_DCTL_TCTL_2 (0x4U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000040 */
13343 #define USB_OTG_DCTL_SGINAK_Pos (7U)
13344 #define USB_OTG_DCTL_SGINAK_Msk (0x1U << USB_OTG_DCTL_SGINAK_Pos) /*!< 0x00000080 */
13345 #define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk /*!< Set global IN NAK */
13346 #define USB_OTG_DCTL_CGINAK_Pos (8U)
13347 #define USB_OTG_DCTL_CGINAK_Msk (0x1U << USB_OTG_DCTL_CGINAK_Pos) /*!< 0x00000100 */
13348 #define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk /*!< Clear global IN NAK */
13349 #define USB_OTG_DCTL_SGONAK_Pos (9U)
13350 #define USB_OTG_DCTL_SGONAK_Msk (0x1U << USB_OTG_DCTL_SGONAK_Pos) /*!< 0x00000200 */
13351 #define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk /*!< Set global OUT NAK */
13352 #define USB_OTG_DCTL_CGONAK_Pos (10U)
13353 #define USB_OTG_DCTL_CGONAK_Msk (0x1U << USB_OTG_DCTL_CGONAK_Pos) /*!< 0x00000400 */
13354 #define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk /*!< Clear global OUT NAK */
13355 #define USB_OTG_DCTL_POPRGDNE_Pos (11U)
13356 #define USB_OTG_DCTL_POPRGDNE_Msk (0x1U << USB_OTG_DCTL_POPRGDNE_Pos) /*!< 0x00000800 */
13357 #define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk /*!< Power-on programming done */
13358
13359 /******************** Bit definition for USB_OTG_HFIR register ********************/
13360 #define USB_OTG_HFIR_FRIVL_Pos (0U)
13361 #define USB_OTG_HFIR_FRIVL_Msk (0xFFFFU << USB_OTG_HFIR_FRIVL_Pos) /*!< 0x0000FFFF */
13362 #define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk /*!< Frame interval */
13363
13364 /******************** Bit definition for USB_OTG_HFNUM register ********************/
13365 #define USB_OTG_HFNUM_FRNUM_Pos (0U)
13366 #define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFU << USB_OTG_HFNUM_FRNUM_Pos) /*!< 0x0000FFFF */
13367 #define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk /*!< Frame number */
13368 #define USB_OTG_HFNUM_FTREM_Pos (16U)
13369 #define USB_OTG_HFNUM_FTREM_Msk (0xFFFFU << USB_OTG_HFNUM_FTREM_Pos) /*!< 0xFFFF0000 */
13370 #define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk /*!< Frame time remaining */
13371
13372 /******************** Bit definition for USB_OTG_DSTS register ********************/
13373 #define USB_OTG_DSTS_SUSPSTS_Pos (0U)
13374 #define USB_OTG_DSTS_SUSPSTS_Msk (0x1U << USB_OTG_DSTS_SUSPSTS_Pos) /*!< 0x00000001 */
13375 #define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk /*!< Suspend status */
13376
13377 #define USB_OTG_DSTS_ENUMSPD_Pos (1U)
13378 #define USB_OTG_DSTS_ENUMSPD_Msk (0x3U << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000006 */
13379 #define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk /*!< Enumerated speed */
13380 #define USB_OTG_DSTS_ENUMSPD_0 (0x1U << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000002 */
13381 #define USB_OTG_DSTS_ENUMSPD_1 (0x2U << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000004 */
13382 #define USB_OTG_DSTS_EERR_Pos (3U)
13383 #define USB_OTG_DSTS_EERR_Msk (0x1U << USB_OTG_DSTS_EERR_Pos) /*!< 0x00000008 */
13384 #define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk /*!< Erratic error */
13385 #define USB_OTG_DSTS_FNSOF_Pos (8U)
13386 #define USB_OTG_DSTS_FNSOF_Msk (0x3FFFU << USB_OTG_DSTS_FNSOF_Pos) /*!< 0x003FFF00 */
13387 #define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk /*!< Frame number of the received SOF */
13388
13389 /******************** Bit definition for USB_OTG_GAHBCFG register ********************/
13390 #define USB_OTG_GAHBCFG_GINT_Pos (0U)
13391 #define USB_OTG_GAHBCFG_GINT_Msk (0x1U << USB_OTG_GAHBCFG_GINT_Pos) /*!< 0x00000001 */
13392 #define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk /*!< Global interrupt mask */
13393 #define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U)
13394 #define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFU << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< 0x0000001E */
13395 #define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk /*!< Burst length/type */
13396 #define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< Single */
13397 #define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR */
13398 #define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR4 */
13399 #define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR8 */
13400 #define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR16 */
13401 #define USB_OTG_GAHBCFG_DMAEN_Pos (5U)
13402 #define USB_OTG_GAHBCFG_DMAEN_Msk (0x1U << USB_OTG_GAHBCFG_DMAEN_Pos) /*!< 0x00000020 */
13403 #define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk /*!< DMA enable */
13404 #define USB_OTG_GAHBCFG_TXFELVL_Pos (7U)
13405 #define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1U << USB_OTG_GAHBCFG_TXFELVL_Pos) /*!< 0x00000080 */
13406 #define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk /*!< TxFIFO empty level */
13407 #define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U)
13408 #define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1U << USB_OTG_GAHBCFG_PTXFELVL_Pos) /*!< 0x00000100 */
13409 #define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk /*!< Periodic TxFIFO empty level */
13410
13411 /******************** Bit definition for USB_OTG_GUSBCFG register ********************/
13412
13413 #define USB_OTG_GUSBCFG_TOCAL_Pos (0U)
13414 #define USB_OTG_GUSBCFG_TOCAL_Msk (0x7U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000007 */
13415 #define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk /*!< FS timeout calibration */
13416 #define USB_OTG_GUSBCFG_TOCAL_0 (0x1U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000001 */
13417 #define USB_OTG_GUSBCFG_TOCAL_1 (0x2U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000002 */
13418 #define USB_OTG_GUSBCFG_TOCAL_2 (0x4U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000004 */
13419 #define USB_OTG_GUSBCFG_PHYSEL_Pos (6U)
13420 #define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1U << USB_OTG_GUSBCFG_PHYSEL_Pos) /*!< 0x00000040 */
13421 #define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */
13422 #define USB_OTG_GUSBCFG_SRPCAP_Pos (8U)
13423 #define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1U << USB_OTG_GUSBCFG_SRPCAP_Pos) /*!< 0x00000100 */
13424 #define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk /*!< SRP-capable */
13425 #define USB_OTG_GUSBCFG_HNPCAP_Pos (9U)
13426 #define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1U << USB_OTG_GUSBCFG_HNPCAP_Pos) /*!< 0x00000200 */
13427 #define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk /*!< HNP-capable */
13428 #define USB_OTG_GUSBCFG_TRDT_Pos (10U)
13429 #define USB_OTG_GUSBCFG_TRDT_Msk (0xFU << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00003C00 */
13430 #define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk /*!< USB turnaround time */
13431 #define USB_OTG_GUSBCFG_TRDT_0 (0x1U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000400 */
13432 #define USB_OTG_GUSBCFG_TRDT_1 (0x2U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000800 */
13433 #define USB_OTG_GUSBCFG_TRDT_2 (0x4U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00001000 */
13434 #define USB_OTG_GUSBCFG_TRDT_3 (0x8U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00002000 */
13435 #define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U)
13436 #define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1U << USB_OTG_GUSBCFG_PHYLPCS_Pos) /*!< 0x00008000 */
13437 #define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk /*!< PHY Low-power clock select */
13438 #define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U)
13439 #define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1U << USB_OTG_GUSBCFG_ULPIFSLS_Pos) /*!< 0x00020000 */
13440 #define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk /*!< ULPI FS/LS select */
13441 #define USB_OTG_GUSBCFG_ULPIAR_Pos (18U)
13442 #define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1U << USB_OTG_GUSBCFG_ULPIAR_Pos) /*!< 0x00040000 */
13443 #define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk /*!< ULPI Auto-resume */
13444 #define USB_OTG_GUSBCFG_ULPICSM_Pos (19U)
13445 #define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1U << USB_OTG_GUSBCFG_ULPICSM_Pos) /*!< 0x00080000 */
13446 #define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk /*!< ULPI Clock SuspendM */
13447 #define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U)
13448 #define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) /*!< 0x00100000 */
13449 #define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk /*!< ULPI External VBUS Drive */
13450 #define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U)
13451 #define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) /*!< 0x00200000 */
13452 #define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk /*!< ULPI external VBUS indicator */
13453 #define USB_OTG_GUSBCFG_TSDPS_Pos (22U)
13454 #define USB_OTG_GUSBCFG_TSDPS_Msk (0x1U << USB_OTG_GUSBCFG_TSDPS_Pos) /*!< 0x00400000 */
13455 #define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk /*!< TermSel DLine pulsing selection */
13456 #define USB_OTG_GUSBCFG_PCCI_Pos (23U)
13457 #define USB_OTG_GUSBCFG_PCCI_Msk (0x1U << USB_OTG_GUSBCFG_PCCI_Pos) /*!< 0x00800000 */
13458 #define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk /*!< Indicator complement */
13459 #define USB_OTG_GUSBCFG_PTCI_Pos (24U)
13460 #define USB_OTG_GUSBCFG_PTCI_Msk (0x1U << USB_OTG_GUSBCFG_PTCI_Pos) /*!< 0x01000000 */
13461 #define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk /*!< Indicator pass through */
13462 #define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U)
13463 #define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1U << USB_OTG_GUSBCFG_ULPIIPD_Pos) /*!< 0x02000000 */
13464 #define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk /*!< ULPI interface protect disable */
13465 #define USB_OTG_GUSBCFG_FHMOD_Pos (29U)
13466 #define USB_OTG_GUSBCFG_FHMOD_Msk (0x1U << USB_OTG_GUSBCFG_FHMOD_Pos) /*!< 0x20000000 */
13467 #define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk /*!< Forced host mode */
13468 #define USB_OTG_GUSBCFG_FDMOD_Pos (30U)
13469 #define USB_OTG_GUSBCFG_FDMOD_Msk (0x1U << USB_OTG_GUSBCFG_FDMOD_Pos) /*!< 0x40000000 */
13470 #define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk /*!< Forced peripheral mode */
13471 #define USB_OTG_GUSBCFG_CTXPKT_Pos (31U)
13472 #define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1U << USB_OTG_GUSBCFG_CTXPKT_Pos) /*!< 0x80000000 */
13473 #define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk /*!< Corrupt Tx packet */
13474
13475 /******************** Bit definition for USB_OTG_GRSTCTL register ********************/
13476 #define USB_OTG_GRSTCTL_CSRST_Pos (0U)
13477 #define USB_OTG_GRSTCTL_CSRST_Msk (0x1U << USB_OTG_GRSTCTL_CSRST_Pos) /*!< 0x00000001 */
13478 #define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk /*!< Core soft reset */
13479 #define USB_OTG_GRSTCTL_HSRST_Pos (1U)
13480 #define USB_OTG_GRSTCTL_HSRST_Msk (0x1U << USB_OTG_GRSTCTL_HSRST_Pos) /*!< 0x00000002 */
13481 #define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk /*!< HCLK soft reset */
13482 #define USB_OTG_GRSTCTL_FCRST_Pos (2U)
13483 #define USB_OTG_GRSTCTL_FCRST_Msk (0x1U << USB_OTG_GRSTCTL_FCRST_Pos) /*!< 0x00000004 */
13484 #define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk /*!< Host frame counter reset */
13485 #define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U)
13486 #define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1U << USB_OTG_GRSTCTL_RXFFLSH_Pos) /*!< 0x00000010 */
13487 #define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk /*!< RxFIFO flush */
13488 #define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U)
13489 #define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1U << USB_OTG_GRSTCTL_TXFFLSH_Pos) /*!< 0x00000020 */
13490 #define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk /*!< TxFIFO flush */
13491
13492
13493 #define USB_OTG_GRSTCTL_TXFNUM_Pos (6U)
13494 #define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FU << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x000007C0 */
13495 #define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk /*!< TxFIFO number */
13496 #define USB_OTG_GRSTCTL_TXFNUM_0 (0x01U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000040 */
13497 #define USB_OTG_GRSTCTL_TXFNUM_1 (0x02U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000080 */
13498 #define USB_OTG_GRSTCTL_TXFNUM_2 (0x04U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000100 */
13499 #define USB_OTG_GRSTCTL_TXFNUM_3 (0x08U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000200 */
13500 #define USB_OTG_GRSTCTL_TXFNUM_4 (0x10U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000400 */
13501 #define USB_OTG_GRSTCTL_DMAREQ_Pos (30U)
13502 #define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1U << USB_OTG_GRSTCTL_DMAREQ_Pos) /*!< 0x40000000 */
13503 #define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk /*!< DMA request signal */
13504 #define USB_OTG_GRSTCTL_AHBIDL_Pos (31U)
13505 #define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1U << USB_OTG_GRSTCTL_AHBIDL_Pos) /*!< 0x80000000 */
13506 #define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk /*!< AHB master idle */
13507
13508 /******************** Bit definition for USB_OTG_DIEPMSK register ********************/
13509 #define USB_OTG_DIEPMSK_XFRCM_Pos (0U)
13510 #define USB_OTG_DIEPMSK_XFRCM_Msk (0x1U << USB_OTG_DIEPMSK_XFRCM_Pos) /*!< 0x00000001 */
13511 #define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */
13512 #define USB_OTG_DIEPMSK_EPDM_Pos (1U)
13513 #define USB_OTG_DIEPMSK_EPDM_Msk (0x1U << USB_OTG_DIEPMSK_EPDM_Pos) /*!< 0x00000002 */
13514 #define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */
13515 #define USB_OTG_DIEPMSK_TOM_Pos (3U)
13516 #define USB_OTG_DIEPMSK_TOM_Msk (0x1U << USB_OTG_DIEPMSK_TOM_Pos) /*!< 0x00000008 */
13517 #define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */
13518 #define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U)
13519 #define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1U << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) /*!< 0x00000010 */
13520 #define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
13521 #define USB_OTG_DIEPMSK_INEPNMM_Pos (5U)
13522 #define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1U << USB_OTG_DIEPMSK_INEPNMM_Pos) /*!< 0x00000020 */
13523 #define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
13524 #define USB_OTG_DIEPMSK_INEPNEM_Pos (6U)
13525 #define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1U << USB_OTG_DIEPMSK_INEPNEM_Pos) /*!< 0x00000040 */
13526 #define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
13527 #define USB_OTG_DIEPMSK_TXFURM_Pos (8U)
13528 #define USB_OTG_DIEPMSK_TXFURM_Msk (0x1U << USB_OTG_DIEPMSK_TXFURM_Pos) /*!< 0x00000100 */
13529 #define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk /*!< FIFO underrun mask */
13530 #define USB_OTG_DIEPMSK_BIM_Pos (9U)
13531 #define USB_OTG_DIEPMSK_BIM_Msk (0x1U << USB_OTG_DIEPMSK_BIM_Pos) /*!< 0x00000200 */
13532 #define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk /*!< BNA interrupt mask */
13533
13534 /******************** Bit definition for USB_OTG_HPTXSTS register ********************/
13535 #define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U)
13536 #define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFU << USB_OTG_HPTXSTS_PTXFSAVL_Pos) /*!< 0x0000FFFF */
13537 #define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk /*!< Periodic transmit data FIFO space available */
13538 #define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U)
13539 #define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFU << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00FF0000 */
13540 #define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk /*!< Periodic transmit request queue space available */
13541 #define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00010000 */
13542 #define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00020000 */
13543 #define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00040000 */
13544 #define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00080000 */
13545 #define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00100000 */
13546 #define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00200000 */
13547 #define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00400000 */
13548 #define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00800000 */
13549
13550 #define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U)
13551 #define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFU << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0xFF000000 */
13552 #define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk /*!< Top of the periodic transmit request queue */
13553 #define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x01000000 */
13554 #define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x02000000 */
13555 #define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x04000000 */
13556 #define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x08000000 */
13557 #define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x10000000 */
13558 #define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x20000000 */
13559 #define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x40000000 */
13560 #define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x80000000 */
13561
13562 /******************** Bit definition for USB_OTG_HAINT register ********************/
13563 #define USB_OTG_HAINT_HAINT_Pos (0U)
13564 #define USB_OTG_HAINT_HAINT_Msk (0xFFFFU << USB_OTG_HAINT_HAINT_Pos) /*!< 0x0000FFFF */
13565 #define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk /*!< Channel interrupts */
13566
13567 /******************** Bit definition for USB_OTG_DOEPMSK register ********************/
13568 #define USB_OTG_DOEPMSK_XFRCM_Pos (0U)
13569 #define USB_OTG_DOEPMSK_XFRCM_Msk (0x1U << USB_OTG_DOEPMSK_XFRCM_Pos) /*!< 0x00000001 */
13570 #define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */
13571 #define USB_OTG_DOEPMSK_EPDM_Pos (1U)
13572 #define USB_OTG_DOEPMSK_EPDM_Msk (0x1U << USB_OTG_DOEPMSK_EPDM_Pos) /*!< 0x00000002 */
13573 #define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */
13574 #define USB_OTG_DOEPMSK_STUPM_Pos (3U)
13575 #define USB_OTG_DOEPMSK_STUPM_Msk (0x1U << USB_OTG_DOEPMSK_STUPM_Pos) /*!< 0x00000008 */
13576 #define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk /*!< SETUP phase done mask */
13577 #define USB_OTG_DOEPMSK_OTEPDM_Pos (4U)
13578 #define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1U << USB_OTG_DOEPMSK_OTEPDM_Pos) /*!< 0x00000010 */
13579 #define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk /*!< OUT token received when endpoint disabled mask */
13580 #define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U)
13581 #define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1U << USB_OTG_DOEPMSK_OTEPSPRM_Pos) /*!< 0x00000020 */
13582 #define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk /*!< Status Phase Received mask */
13583 #define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U)
13584 #define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1U << USB_OTG_DOEPMSK_B2BSTUP_Pos) /*!< 0x00000040 */
13585 #define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk /*!< Back-to-back SETUP packets received mask */
13586 #define USB_OTG_DOEPMSK_OPEM_Pos (8U)
13587 #define USB_OTG_DOEPMSK_OPEM_Msk (0x1U << USB_OTG_DOEPMSK_OPEM_Pos) /*!< 0x00000100 */
13588 #define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk /*!< OUT packet error mask */
13589 #define USB_OTG_DOEPMSK_BOIM_Pos (9U)
13590 #define USB_OTG_DOEPMSK_BOIM_Msk (0x1U << USB_OTG_DOEPMSK_BOIM_Pos) /*!< 0x00000200 */
13591 #define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk /*!< BNA interrupt mask */
13592
13593 /******************** Bit definition for USB_OTG_GINTSTS register ********************/
13594 #define USB_OTG_GINTSTS_CMOD_Pos (0U)
13595 #define USB_OTG_GINTSTS_CMOD_Msk (0x1U << USB_OTG_GINTSTS_CMOD_Pos) /*!< 0x00000001 */
13596 #define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk /*!< Current mode of operation */
13597 #define USB_OTG_GINTSTS_MMIS_Pos (1U)
13598 #define USB_OTG_GINTSTS_MMIS_Msk (0x1U << USB_OTG_GINTSTS_MMIS_Pos) /*!< 0x00000002 */
13599 #define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk /*!< Mode mismatch interrupt */
13600 #define USB_OTG_GINTSTS_OTGINT_Pos (2U)
13601 #define USB_OTG_GINTSTS_OTGINT_Msk (0x1U << USB_OTG_GINTSTS_OTGINT_Pos) /*!< 0x00000004 */
13602 #define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk /*!< OTG interrupt */
13603 #define USB_OTG_GINTSTS_SOF_Pos (3U)
13604 #define USB_OTG_GINTSTS_SOF_Msk (0x1U << USB_OTG_GINTSTS_SOF_Pos) /*!< 0x00000008 */
13605 #define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk /*!< Start of frame */
13606 #define USB_OTG_GINTSTS_RXFLVL_Pos (4U)
13607 #define USB_OTG_GINTSTS_RXFLVL_Msk (0x1U << USB_OTG_GINTSTS_RXFLVL_Pos) /*!< 0x00000010 */
13608 #define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk /*!< RxFIFO nonempty */
13609 #define USB_OTG_GINTSTS_NPTXFE_Pos (5U)
13610 #define USB_OTG_GINTSTS_NPTXFE_Msk (0x1U << USB_OTG_GINTSTS_NPTXFE_Pos) /*!< 0x00000020 */
13611 #define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk /*!< Nonperiodic TxFIFO empty */
13612 #define USB_OTG_GINTSTS_GINAKEFF_Pos (6U)
13613 #define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1U << USB_OTG_GINTSTS_GINAKEFF_Pos) /*!< 0x00000040 */
13614 #define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk /*!< Global IN nonperiodic NAK effective */
13615 #define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U)
13616 #define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1U << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) /*!< 0x00000080 */
13617 #define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk /*!< Global OUT NAK effective */
13618 #define USB_OTG_GINTSTS_ESUSP_Pos (10U)
13619 #define USB_OTG_GINTSTS_ESUSP_Msk (0x1U << USB_OTG_GINTSTS_ESUSP_Pos) /*!< 0x00000400 */
13620 #define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk /*!< Early suspend */
13621 #define USB_OTG_GINTSTS_USBSUSP_Pos (11U)
13622 #define USB_OTG_GINTSTS_USBSUSP_Msk (0x1U << USB_OTG_GINTSTS_USBSUSP_Pos) /*!< 0x00000800 */
13623 #define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk /*!< USB suspend */
13624 #define USB_OTG_GINTSTS_USBRST_Pos (12U)
13625 #define USB_OTG_GINTSTS_USBRST_Msk (0x1U << USB_OTG_GINTSTS_USBRST_Pos) /*!< 0x00001000 */
13626 #define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk /*!< USB reset */
13627 #define USB_OTG_GINTSTS_ENUMDNE_Pos (13U)
13628 #define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1U << USB_OTG_GINTSTS_ENUMDNE_Pos) /*!< 0x00002000 */
13629 #define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk /*!< Enumeration done */
13630 #define USB_OTG_GINTSTS_ISOODRP_Pos (14U)
13631 #define USB_OTG_GINTSTS_ISOODRP_Msk (0x1U << USB_OTG_GINTSTS_ISOODRP_Pos) /*!< 0x00004000 */
13632 #define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk /*!< Isochronous OUT packet dropped interrupt */
13633 #define USB_OTG_GINTSTS_EOPF_Pos (15U)
13634 #define USB_OTG_GINTSTS_EOPF_Msk (0x1U << USB_OTG_GINTSTS_EOPF_Pos) /*!< 0x00008000 */
13635 #define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk /*!< End of periodic frame interrupt */
13636 #define USB_OTG_GINTSTS_IEPINT_Pos (18U)
13637 #define USB_OTG_GINTSTS_IEPINT_Msk (0x1U << USB_OTG_GINTSTS_IEPINT_Pos) /*!< 0x00040000 */
13638 #define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk /*!< IN endpoint interrupt */
13639 #define USB_OTG_GINTSTS_OEPINT_Pos (19U)
13640 #define USB_OTG_GINTSTS_OEPINT_Msk (0x1U << USB_OTG_GINTSTS_OEPINT_Pos) /*!< 0x00080000 */
13641 #define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk /*!< OUT endpoint interrupt */
13642 #define USB_OTG_GINTSTS_IISOIXFR_Pos (20U)
13643 #define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1U << USB_OTG_GINTSTS_IISOIXFR_Pos) /*!< 0x00100000 */
13644 #define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk /*!< Incomplete isochronous IN transfer */
13645 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U)
13646 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1U << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) /*!< 0x00200000 */
13647 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk /*!< Incomplete periodic transfer */
13648 #define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U)
13649 #define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1U << USB_OTG_GINTSTS_DATAFSUSP_Pos) /*!< 0x00400000 */
13650 #define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk /*!< Data fetch suspended */
13651 #define USB_OTG_GINTSTS_RSTDET_Pos (23U)
13652 #define USB_OTG_GINTSTS_RSTDET_Msk (0x1U << USB_OTG_GINTSTS_RSTDET_Pos) /*!< 0x00800000 */
13653 #define USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk /*!< Reset detected interrupt */
13654 #define USB_OTG_GINTSTS_HPRTINT_Pos (24U)
13655 #define USB_OTG_GINTSTS_HPRTINT_Msk (0x1U << USB_OTG_GINTSTS_HPRTINT_Pos) /*!< 0x01000000 */
13656 #define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk /*!< Host port interrupt */
13657 #define USB_OTG_GINTSTS_HCINT_Pos (25U)
13658 #define USB_OTG_GINTSTS_HCINT_Msk (0x1U << USB_OTG_GINTSTS_HCINT_Pos) /*!< 0x02000000 */
13659 #define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk /*!< Host channels interrupt */
13660 #define USB_OTG_GINTSTS_PTXFE_Pos (26U)
13661 #define USB_OTG_GINTSTS_PTXFE_Msk (0x1U << USB_OTG_GINTSTS_PTXFE_Pos) /*!< 0x04000000 */
13662 #define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk /*!< Periodic TxFIFO empty */
13663 #define USB_OTG_GINTSTS_LPMINT_Pos (27U)
13664 #define USB_OTG_GINTSTS_LPMINT_Msk (0x1U << USB_OTG_GINTSTS_LPMINT_Pos) /*!< 0x08000000 */
13665 #define USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk /*!< LPM interrupt */
13666 #define USB_OTG_GINTSTS_CIDSCHG_Pos (28U)
13667 #define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1U << USB_OTG_GINTSTS_CIDSCHG_Pos) /*!< 0x10000000 */
13668 #define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk /*!< Connector ID status change */
13669 #define USB_OTG_GINTSTS_DISCINT_Pos (29U)
13670 #define USB_OTG_GINTSTS_DISCINT_Msk (0x1U << USB_OTG_GINTSTS_DISCINT_Pos) /*!< 0x20000000 */
13671 #define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk /*!< Disconnect detected interrupt */
13672 #define USB_OTG_GINTSTS_SRQINT_Pos (30U)
13673 #define USB_OTG_GINTSTS_SRQINT_Msk (0x1U << USB_OTG_GINTSTS_SRQINT_Pos) /*!< 0x40000000 */
13674 #define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk /*!< Session request/new session detected interrupt */
13675 #define USB_OTG_GINTSTS_WKUINT_Pos (31U)
13676 #define USB_OTG_GINTSTS_WKUINT_Msk (0x1U << USB_OTG_GINTSTS_WKUINT_Pos) /*!< 0x80000000 */
13677 #define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk /*!< Resume/remote wakeup detected interrupt */
13678
13679 /******************** Bit definition for USB_OTG_GINTMSK register ********************/
13680 #define USB_OTG_GINTMSK_MMISM_Pos (1U)
13681 #define USB_OTG_GINTMSK_MMISM_Msk (0x1U << USB_OTG_GINTMSK_MMISM_Pos) /*!< 0x00000002 */
13682 #define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk /*!< Mode mismatch interrupt mask */
13683 #define USB_OTG_GINTMSK_OTGINT_Pos (2U)
13684 #define USB_OTG_GINTMSK_OTGINT_Msk (0x1U << USB_OTG_GINTMSK_OTGINT_Pos) /*!< 0x00000004 */
13685 #define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk /*!< OTG interrupt mask */
13686 #define USB_OTG_GINTMSK_SOFM_Pos (3U)
13687 #define USB_OTG_GINTMSK_SOFM_Msk (0x1U << USB_OTG_GINTMSK_SOFM_Pos) /*!< 0x00000008 */
13688 #define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk /*!< Start of frame mask */
13689 #define USB_OTG_GINTMSK_RXFLVLM_Pos (4U)
13690 #define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1U << USB_OTG_GINTMSK_RXFLVLM_Pos) /*!< 0x00000010 */
13691 #define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk /*!< Receive FIFO nonempty mask */
13692 #define USB_OTG_GINTMSK_NPTXFEM_Pos (5U)
13693 #define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1U << USB_OTG_GINTMSK_NPTXFEM_Pos) /*!< 0x00000020 */
13694 #define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk /*!< Nonperiodic TxFIFO empty mask */
13695 #define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U)
13696 #define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1U << USB_OTG_GINTMSK_GINAKEFFM_Pos) /*!< 0x00000040 */
13697 #define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk /*!< Global nonperiodic IN NAK effective mask */
13698 #define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U)
13699 #define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1U << USB_OTG_GINTMSK_GONAKEFFM_Pos) /*!< 0x00000080 */
13700 #define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk /*!< Global OUT NAK effective mask */
13701 #define USB_OTG_GINTMSK_ESUSPM_Pos (10U)
13702 #define USB_OTG_GINTMSK_ESUSPM_Msk (0x1U << USB_OTG_GINTMSK_ESUSPM_Pos) /*!< 0x00000400 */
13703 #define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk /*!< Early suspend mask */
13704 #define USB_OTG_GINTMSK_USBSUSPM_Pos (11U)
13705 #define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1U << USB_OTG_GINTMSK_USBSUSPM_Pos) /*!< 0x00000800 */
13706 #define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk /*!< USB suspend mask */
13707 #define USB_OTG_GINTMSK_USBRST_Pos (12U)
13708 #define USB_OTG_GINTMSK_USBRST_Msk (0x1U << USB_OTG_GINTMSK_USBRST_Pos) /*!< 0x00001000 */
13709 #define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk /*!< USB reset mask */
13710 #define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U)
13711 #define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1U << USB_OTG_GINTMSK_ENUMDNEM_Pos) /*!< 0x00002000 */
13712 #define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk /*!< Enumeration done mask */
13713 #define USB_OTG_GINTMSK_ISOODRPM_Pos (14U)
13714 #define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1U << USB_OTG_GINTMSK_ISOODRPM_Pos) /*!< 0x00004000 */
13715 #define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk /*!< Isochronous OUT packet dropped interrupt mask */
13716 #define USB_OTG_GINTMSK_EOPFM_Pos (15U)
13717 #define USB_OTG_GINTMSK_EOPFM_Msk (0x1U << USB_OTG_GINTMSK_EOPFM_Pos) /*!< 0x00008000 */
13718 #define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk /*!< End of periodic frame interrupt mask */
13719 #define USB_OTG_GINTMSK_EPMISM_Pos (17U)
13720 #define USB_OTG_GINTMSK_EPMISM_Msk (0x1U << USB_OTG_GINTMSK_EPMISM_Pos) /*!< 0x00020000 */
13721 #define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk /*!< Endpoint mismatch interrupt mask */
13722 #define USB_OTG_GINTMSK_IEPINT_Pos (18U)
13723 #define USB_OTG_GINTMSK_IEPINT_Msk (0x1U << USB_OTG_GINTMSK_IEPINT_Pos) /*!< 0x00040000 */
13724 #define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk /*!< IN endpoints interrupt mask */
13725 #define USB_OTG_GINTMSK_OEPINT_Pos (19U)
13726 #define USB_OTG_GINTMSK_OEPINT_Msk (0x1U << USB_OTG_GINTMSK_OEPINT_Pos) /*!< 0x00080000 */
13727 #define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk /*!< OUT endpoints interrupt mask */
13728 #define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U)
13729 #define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1U << USB_OTG_GINTMSK_IISOIXFRM_Pos) /*!< 0x00100000 */
13730 #define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk /*!< Incomplete isochronous IN transfer mask */
13731 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)
13732 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1U << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) /*!< 0x00200000 */
13733 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk /*!< Incomplete periodic transfer mask */
13734 #define USB_OTG_GINTMSK_FSUSPM_Pos (22U)
13735 #define USB_OTG_GINTMSK_FSUSPM_Msk (0x1U << USB_OTG_GINTMSK_FSUSPM_Pos) /*!< 0x00400000 */
13736 #define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk /*!< Data fetch suspended mask */
13737 #define USB_OTG_GINTMSK_RSTDETM_Pos (23U)
13738 #define USB_OTG_GINTMSK_RSTDETM_Msk (0x1U << USB_OTG_GINTMSK_RSTDETM_Pos) /*!< 0x00800000 */
13739 #define USB_OTG_GINTMSK_RSTDETM USB_OTG_GINTMSK_RSTDETM_Msk /*!< Reset detected interrupt mask */
13740 #define USB_OTG_GINTMSK_PRTIM_Pos (24U)
13741 #define USB_OTG_GINTMSK_PRTIM_Msk (0x1U << USB_OTG_GINTMSK_PRTIM_Pos) /*!< 0x01000000 */
13742 #define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk /*!< Host port interrupt mask */
13743 #define USB_OTG_GINTMSK_HCIM_Pos (25U)
13744 #define USB_OTG_GINTMSK_HCIM_Msk (0x1U << USB_OTG_GINTMSK_HCIM_Pos) /*!< 0x02000000 */
13745 #define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk /*!< Host channels interrupt mask */
13746 #define USB_OTG_GINTMSK_PTXFEM_Pos (26U)
13747 #define USB_OTG_GINTMSK_PTXFEM_Msk (0x1U << USB_OTG_GINTMSK_PTXFEM_Pos) /*!< 0x04000000 */
13748 #define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk /*!< Periodic TxFIFO empty mask */
13749 #define USB_OTG_GINTMSK_LPMINTM_Pos (27U)
13750 #define USB_OTG_GINTMSK_LPMINTM_Msk (0x1U << USB_OTG_GINTMSK_LPMINTM_Pos) /*!< 0x08000000 */
13751 #define USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk /*!< LPM interrupt Mask */
13752 #define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U)
13753 #define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1U << USB_OTG_GINTMSK_CIDSCHGM_Pos) /*!< 0x10000000 */
13754 #define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk /*!< Connector ID status change mask */
13755 #define USB_OTG_GINTMSK_DISCINT_Pos (29U)
13756 #define USB_OTG_GINTMSK_DISCINT_Msk (0x1U << USB_OTG_GINTMSK_DISCINT_Pos) /*!< 0x20000000 */
13757 #define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk /*!< Disconnect detected interrupt mask */
13758 #define USB_OTG_GINTMSK_SRQIM_Pos (30U)
13759 #define USB_OTG_GINTMSK_SRQIM_Msk (0x1U << USB_OTG_GINTMSK_SRQIM_Pos) /*!< 0x40000000 */
13760 #define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk /*!< Session request/new session detected interrupt mask */
13761 #define USB_OTG_GINTMSK_WUIM_Pos (31U)
13762 #define USB_OTG_GINTMSK_WUIM_Msk (0x1U << USB_OTG_GINTMSK_WUIM_Pos) /*!< 0x80000000 */
13763 #define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk /*!< Resume/remote wakeup detected interrupt mask */
13764
13765 /******************** Bit definition for USB_OTG_DAINT register ********************/
13766 #define USB_OTG_DAINT_IEPINT_Pos (0U)
13767 #define USB_OTG_DAINT_IEPINT_Msk (0xFFFFU << USB_OTG_DAINT_IEPINT_Pos) /*!< 0x0000FFFF */
13768 #define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk /*!< IN endpoint interrupt bits */
13769 #define USB_OTG_DAINT_OEPINT_Pos (16U)
13770 #define USB_OTG_DAINT_OEPINT_Msk (0xFFFFU << USB_OTG_DAINT_OEPINT_Pos) /*!< 0xFFFF0000 */
13771 #define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk /*!< OUT endpoint interrupt bits */
13772
13773 /******************** Bit definition for USB_OTG_HAINTMSK register ********************/
13774 #define USB_OTG_HAINTMSK_HAINTM_Pos (0U)
13775 #define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFU << USB_OTG_HAINTMSK_HAINTM_Pos) /*!< 0x0000FFFF */
13776 #define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk /*!< Channel interrupt mask */
13777
13778 /******************** Bit definition for USB_OTG_GRXSTSP register ********************/
13779 #define USB_OTG_GRXSTSP_EPNUM_Pos (0U)
13780 #define USB_OTG_GRXSTSP_EPNUM_Msk (0xFU << USB_OTG_GRXSTSP_EPNUM_Pos) /*!< 0x0000000F */
13781 #define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk /*!< IN EP interrupt mask bits */
13782 #define USB_OTG_GRXSTSP_BCNT_Pos (4U)
13783 #define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFU << USB_OTG_GRXSTSP_BCNT_Pos) /*!< 0x00007FF0 */
13784 #define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk /*!< OUT EP interrupt mask bits */
13785 #define USB_OTG_GRXSTSP_DPID_Pos (15U)
13786 #define USB_OTG_GRXSTSP_DPID_Msk (0x3U << USB_OTG_GRXSTSP_DPID_Pos) /*!< 0x00018000 */
13787 #define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk /*!< OUT EP interrupt mask bits */
13788 #define USB_OTG_GRXSTSP_PKTSTS_Pos (17U)
13789 #define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFU << USB_OTG_GRXSTSP_PKTSTS_Pos) /*!< 0x001E0000 */
13790 #define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk /*!< OUT EP interrupt mask bits */
13791
13792 /******************** Bit definition for USB_OTG_DAINTMSK register ********************/
13793 #define USB_OTG_DAINTMSK_IEPM_Pos (0U)
13794 #define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFU << USB_OTG_DAINTMSK_IEPM_Pos) /*!< 0x0000FFFF */
13795 #define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk /*!< IN EP interrupt mask bits */
13796 #define USB_OTG_DAINTMSK_OEPM_Pos (16U)
13797 #define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFU << USB_OTG_DAINTMSK_OEPM_Pos) /*!< 0xFFFF0000 */
13798 #define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk /*!< OUT EP interrupt mask bits */
13799
13800 /******************** Bit definition for USB_OTG_GRXFSIZ register ********************/
13801 #define USB_OTG_GRXFSIZ_RXFD_Pos (0U)
13802 #define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFU << USB_OTG_GRXFSIZ_RXFD_Pos) /*!< 0x0000FFFF */
13803 #define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk /*!< RxFIFO depth */
13804
13805 /******************** Bit definition for USB_OTG_DVBUSDIS register ********************/
13806 #define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U)
13807 #define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFU << USB_OTG_DVBUSDIS_VBUSDT_Pos) /*!< 0x0000FFFF */
13808 #define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk /*!< Device VBUS discharge time */
13809
13810 /******************** Bit definition for OTG register ********************/
13811 #define USB_OTG_NPTXFSA_Pos (0U)
13812 #define USB_OTG_NPTXFSA_Msk (0xFFFFU << USB_OTG_NPTXFSA_Pos) /*!< 0x0000FFFF */
13813 #define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk /*!< Nonperiodic transmit RAM start address */
13814 #define USB_OTG_NPTXFD_Pos (16U)
13815 #define USB_OTG_NPTXFD_Msk (0xFFFFU << USB_OTG_NPTXFD_Pos) /*!< 0xFFFF0000 */
13816 #define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk /*!< Nonperiodic TxFIFO depth */
13817 #define USB_OTG_TX0FSA_Pos (0U)
13818 #define USB_OTG_TX0FSA_Msk (0xFFFFU << USB_OTG_TX0FSA_Pos) /*!< 0x0000FFFF */
13819 #define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk /*!< Endpoint 0 transmit RAM start address */
13820 #define USB_OTG_TX0FD_Pos (16U)
13821 #define USB_OTG_TX0FD_Msk (0xFFFFU << USB_OTG_TX0FD_Pos) /*!< 0xFFFF0000 */
13822 #define USB_OTG_TX0FD USB_OTG_TX0FD_Msk /*!< Endpoint 0 TxFIFO depth */
13823
13824 /******************** Bit definition forUSB_OTG_DVBUSPULSE register ********************/
13825 #define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U)
13826 #define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFU << USB_OTG_DVBUSPULSE_DVBUSP_Pos) /*!< 0x00000FFF */
13827 #define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk /*!< Device VBUS pulsing time */
13828
13829 /******************** Bit definition for USB_OTG_GNPTXSTS register ********************/
13830 #define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U)
13831 #define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFU << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) /*!< 0x0000FFFF */
13832 #define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk /*!< Nonperiodic TxFIFO space available */
13833
13834 #define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U)
13835 #define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFU << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00FF0000 */
13836 #define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk /*!< Nonperiodic transmit request queue space available */
13837 #define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00010000 */
13838 #define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00020000 */
13839 #define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00040000 */
13840 #define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00080000 */
13841 #define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00100000 */
13842 #define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00200000 */
13843 #define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00400000 */
13844 #define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00800000 */
13845
13846 #define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U)
13847 #define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FU << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x7F000000 */
13848 #define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk /*!< Top of the nonperiodic transmit request queue */
13849 #define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x01000000 */
13850 #define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x02000000 */
13851 #define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x04000000 */
13852 #define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x08000000 */
13853 #define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x10000000 */
13854 #define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x20000000 */
13855 #define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x40000000 */
13856
13857 /******************** Bit definition for USB_OTG_DTHRCTL register ********************/
13858 #define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U)
13859 #define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1U << USB_OTG_DTHRCTL_NONISOTHREN_Pos) /*!< 0x00000001 */
13860 #define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk /*!< Nonisochronous IN endpoints threshold enable */
13861 #define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U)
13862 #define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1U << USB_OTG_DTHRCTL_ISOTHREN_Pos) /*!< 0x00000002 */
13863 #define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk /*!< ISO IN endpoint threshold enable */
13864
13865 #define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U)
13866 #define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFU << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x000007FC */
13867 #define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk /*!< Transmit threshold length */
13868 #define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000004 */
13869 #define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000008 */
13870 #define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000010 */
13871 #define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000020 */
13872 #define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000040 */
13873 #define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000080 */
13874 #define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000100 */
13875 #define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000200 */
13876 #define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000400 */
13877 #define USB_OTG_DTHRCTL_RXTHREN_Pos (16U)
13878 #define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1U << USB_OTG_DTHRCTL_RXTHREN_Pos) /*!< 0x00010000 */
13879 #define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk /*!< Receive threshold enable */
13880
13881 #define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U)
13882 #define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFU << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x03FE0000 */
13883 #define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk /*!< Receive threshold length */
13884 #define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00020000 */
13885 #define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00040000 */
13886 #define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00080000 */
13887 #define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00100000 */
13888 #define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00200000 */
13889 #define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00400000 */
13890 #define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00800000 */
13891 #define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x01000000 */
13892 #define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x02000000 */
13893 #define USB_OTG_DTHRCTL_ARPEN_Pos (27U)
13894 #define USB_OTG_DTHRCTL_ARPEN_Msk (0x1U << USB_OTG_DTHRCTL_ARPEN_Pos) /*!< 0x08000000 */
13895 #define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk /*!< Arbiter parking enable */
13896
13897 /******************** Bit definition for USB_OTG_DIEPEMPMSK register ********************/
13898 #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U)
13899 #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFU << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) /*!< 0x0000FFFF */
13900 #define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk /*!< IN EP Tx FIFO empty interrupt mask bits */
13901
13902 /******************** Bit definition for USB_OTG_DEACHINT register ********************/
13903 #define USB_OTG_DEACHINT_IEP1INT_Pos (1U)
13904 #define USB_OTG_DEACHINT_IEP1INT_Msk (0x1U << USB_OTG_DEACHINT_IEP1INT_Pos) /*!< 0x00000002 */
13905 #define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk /*!< IN endpoint 1interrupt bit */
13906 #define USB_OTG_DEACHINT_OEP1INT_Pos (17U)
13907 #define USB_OTG_DEACHINT_OEP1INT_Msk (0x1U << USB_OTG_DEACHINT_OEP1INT_Pos) /*!< 0x00020000 */
13908 #define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk /*!< OUT endpoint 1 interrupt bit */
13909
13910 /******************** Bit definition for USB_OTG_GCCFG register ********************/
13911 #define USB_OTG_GCCFG_DCDET_Pos (0U)
13912 #define USB_OTG_GCCFG_DCDET_Msk (0x1U << USB_OTG_GCCFG_DCDET_Pos) /*!< 0x00000001 */
13913 #define USB_OTG_GCCFG_DCDET USB_OTG_GCCFG_DCDET_Msk /*!< Data contact detection (DCD) status */
13914 #define USB_OTG_GCCFG_PDET_Pos (1U)
13915 #define USB_OTG_GCCFG_PDET_Msk (0x1U << USB_OTG_GCCFG_PDET_Pos) /*!< 0x00000002 */
13916 #define USB_OTG_GCCFG_PDET USB_OTG_GCCFG_PDET_Msk /*!< Primary detection (PD) status */
13917 #define USB_OTG_GCCFG_SDET_Pos (2U)
13918 #define USB_OTG_GCCFG_SDET_Msk (0x1U << USB_OTG_GCCFG_SDET_Pos) /*!< 0x00000004 */
13919 #define USB_OTG_GCCFG_SDET USB_OTG_GCCFG_SDET_Msk /*!< Secondary detection (SD) status */
13920 #define USB_OTG_GCCFG_PS2DET_Pos (3U)
13921 #define USB_OTG_GCCFG_PS2DET_Msk (0x1U << USB_OTG_GCCFG_PS2DET_Pos) /*!< 0x00000008 */
13922 #define USB_OTG_GCCFG_PS2DET USB_OTG_GCCFG_PS2DET_Msk /*!< DM pull-up detection status */
13923 #define USB_OTG_GCCFG_PWRDWN_Pos (16U)
13924 #define USB_OTG_GCCFG_PWRDWN_Msk (0x1U << USB_OTG_GCCFG_PWRDWN_Pos) /*!< 0x00010000 */
13925 #define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk /*!< Power down */
13926 #define USB_OTG_GCCFG_BCDEN_Pos (17U)
13927 #define USB_OTG_GCCFG_BCDEN_Msk (0x1U << USB_OTG_GCCFG_BCDEN_Pos) /*!< 0x00020000 */
13928 #define USB_OTG_GCCFG_BCDEN USB_OTG_GCCFG_BCDEN_Msk /*!< Battery charging detector (BCD) enable */
13929 #define USB_OTG_GCCFG_DCDEN_Pos (18U)
13930 #define USB_OTG_GCCFG_DCDEN_Msk (0x1U << USB_OTG_GCCFG_DCDEN_Pos) /*!< 0x00040000 */
13931 #define USB_OTG_GCCFG_DCDEN USB_OTG_GCCFG_DCDEN_Msk /*!< Data contact detection (DCD) mode enable*/
13932 #define USB_OTG_GCCFG_PDEN_Pos (19U)
13933 #define USB_OTG_GCCFG_PDEN_Msk (0x1U << USB_OTG_GCCFG_PDEN_Pos) /*!< 0x00080000 */
13934 #define USB_OTG_GCCFG_PDEN USB_OTG_GCCFG_PDEN_Msk /*!< Primary detection (PD) mode enable*/
13935 #define USB_OTG_GCCFG_SDEN_Pos (20U)
13936 #define USB_OTG_GCCFG_SDEN_Msk (0x1U << USB_OTG_GCCFG_SDEN_Pos) /*!< 0x00100000 */
13937 #define USB_OTG_GCCFG_SDEN USB_OTG_GCCFG_SDEN_Msk /*!< Secondary detection (SD) mode enable */
13938 #define USB_OTG_GCCFG_VBDEN_Pos (21U)
13939 #define USB_OTG_GCCFG_VBDEN_Msk (0x1U << USB_OTG_GCCFG_VBDEN_Pos) /*!< 0x00200000 */
13940 #define USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk /*!< USB VBUS Detection Enable */
13941
13942 /******************** Bit definition forUSB_OTG_DEACHINTMSK register ********************/
13943 #define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U)
13944 #define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1U << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) /*!< 0x00000002 */
13945 #define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk /*!< IN Endpoint 1 interrupt mask bit */
13946 #define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U)
13947 #define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1U << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) /*!< 0x00020000 */
13948 #define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk /*!< OUT Endpoint 1 interrupt mask bit */
13949
13950 /******************** Bit definition for USB_OTG_CID register ********************/
13951 #define USB_OTG_CID_PRODUCT_ID_Pos (0U)
13952 #define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFU << USB_OTG_CID_PRODUCT_ID_Pos) /*!< 0xFFFFFFFF */
13953 #define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk /*!< Product ID field */
13954
13955 /******************** Bit definition for USB_OTG_GLPMCFG register ********************/
13956 #define USB_OTG_GLPMCFG_LPMEN_Pos (0U)
13957 #define USB_OTG_GLPMCFG_LPMEN_Msk (0x1U << USB_OTG_GLPMCFG_LPMEN_Pos) /*!< 0x00000001 */
13958 #define USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk /*!< LPM support enable */
13959 #define USB_OTG_GLPMCFG_LPMACK_Pos (1U)
13960 #define USB_OTG_GLPMCFG_LPMACK_Msk (0x1U << USB_OTG_GLPMCFG_LPMACK_Pos) /*!< 0x00000002 */
13961 #define USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk /*!< LPM Token acknowledge enable */
13962 #define USB_OTG_GLPMCFG_BESL_Pos (2U)
13963 #define USB_OTG_GLPMCFG_BESL_Msk (0xFU << USB_OTG_GLPMCFG_BESL_Pos) /*!< 0x0000003C */
13964 #define USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk /*!< BESL value received with last ACKed LPM Token */
13965 #define USB_OTG_GLPMCFG_REMWAKE_Pos (6U)
13966 #define USB_OTG_GLPMCFG_REMWAKE_Msk (0x1U << USB_OTG_GLPMCFG_REMWAKE_Pos) /*!< 0x00000040 */
13967 #define USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk /*!< bRemoteWake value received with last ACKed LPM Token */
13968 #define USB_OTG_GLPMCFG_L1SSEN_Pos (7U)
13969 #define USB_OTG_GLPMCFG_L1SSEN_Msk (0x1U << USB_OTG_GLPMCFG_L1SSEN_Pos) /*!< 0x00000080 */
13970 #define USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk /*!< L1 shallow sleep enable */
13971 #define USB_OTG_GLPMCFG_BESLTHRS_Pos (8U)
13972 #define USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFU << USB_OTG_GLPMCFG_BESLTHRS_Pos) /*!< 0x00000F00 */
13973 #define USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk /*!< BESL threshold */
13974 #define USB_OTG_GLPMCFG_L1DSEN_Pos (12U)
13975 #define USB_OTG_GLPMCFG_L1DSEN_Msk (0x1U << USB_OTG_GLPMCFG_L1DSEN_Pos) /*!< 0x00001000 */
13976 #define USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk /*!< L1 deep sleep enable */
13977 #define USB_OTG_GLPMCFG_LPMRSP_Pos (13U)
13978 #define USB_OTG_GLPMCFG_LPMRSP_Msk (0x3U << USB_OTG_GLPMCFG_LPMRSP_Pos) /*!< 0x00006000 */
13979 #define USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk /*!< LPM response */
13980 #define USB_OTG_GLPMCFG_SLPSTS_Pos (15U)
13981 #define USB_OTG_GLPMCFG_SLPSTS_Msk (0x1U << USB_OTG_GLPMCFG_SLPSTS_Pos) /*!< 0x00008000 */
13982 #define USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk /*!< Port sleep status */
13983 #define USB_OTG_GLPMCFG_L1RSMOK_Pos (16U)
13984 #define USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1U << USB_OTG_GLPMCFG_L1RSMOK_Pos) /*!< 0x00010000 */
13985 #define USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk /*!< Sleep State Resume OK */
13986 #define USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U)
13987 #define USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFU << USB_OTG_GLPMCFG_LPMCHIDX_Pos) /*!< 0x001E0000 */
13988 #define USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk /*!< LPM Channel Index */
13989 #define USB_OTG_GLPMCFG_LPMRCNT_Pos (21U)
13990 #define USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7U << USB_OTG_GLPMCFG_LPMRCNT_Pos) /*!< 0x00E00000 */
13991 #define USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk /*!< LPM retry count */
13992 #define USB_OTG_GLPMCFG_SNDLPM_Pos (24U)
13993 #define USB_OTG_GLPMCFG_SNDLPM_Msk (0x1U << USB_OTG_GLPMCFG_SNDLPM_Pos) /*!< 0x01000000 */
13994 #define USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk /*!< Send LPM transaction */
13995 #define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U)
13996 #define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7U << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos) /*!< 0x0E000000 */
13997 #define USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk /*!< LPM retry count status */
13998 #define USB_OTG_GLPMCFG_ENBESL_Pos (28U)
13999 #define USB_OTG_GLPMCFG_ENBESL_Msk (0x1U << USB_OTG_GLPMCFG_ENBESL_Pos) /*!< 0x10000000 */
14000 #define USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk /*!< Enable best effort service latency */
14001
14002 /******************** Bit definition for USB_OTG_DIEPEACHMSK1 register ********************/
14003 #define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U)
14004 #define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
14005 #define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */
14006 #define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U)
14007 #define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
14008 #define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */
14009 #define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U)
14010 #define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
14011 #define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */
14012 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U)
14013 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1U << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
14014 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
14015 #define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U)
14016 #define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
14017 #define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
14018 #define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U)
14019 #define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
14020 #define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
14021 #define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U)
14022 #define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
14023 #define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk /*!< FIFO underrun mask */
14024 #define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U)
14025 #define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
14026 #define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */
14027 #define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U)
14028 #define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
14029 #define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */
14030
14031 /******************** Bit definition for USB_OTG_HPRT register ********************/
14032 #define USB_OTG_HPRT_PCSTS_Pos (0U)
14033 #define USB_OTG_HPRT_PCSTS_Msk (0x1U << USB_OTG_HPRT_PCSTS_Pos) /*!< 0x00000001 */
14034 #define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk /*!< Port connect status */
14035 #define USB_OTG_HPRT_PCDET_Pos (1U)
14036 #define USB_OTG_HPRT_PCDET_Msk (0x1U << USB_OTG_HPRT_PCDET_Pos) /*!< 0x00000002 */
14037 #define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk /*!< Port connect detected */
14038 #define USB_OTG_HPRT_PENA_Pos (2U)
14039 #define USB_OTG_HPRT_PENA_Msk (0x1U << USB_OTG_HPRT_PENA_Pos) /*!< 0x00000004 */
14040 #define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk /*!< Port enable */
14041 #define USB_OTG_HPRT_PENCHNG_Pos (3U)
14042 #define USB_OTG_HPRT_PENCHNG_Msk (0x1U << USB_OTG_HPRT_PENCHNG_Pos) /*!< 0x00000008 */
14043 #define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk /*!< Port enable/disable change */
14044 #define USB_OTG_HPRT_POCA_Pos (4U)
14045 #define USB_OTG_HPRT_POCA_Msk (0x1U << USB_OTG_HPRT_POCA_Pos) /*!< 0x00000010 */
14046 #define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk /*!< Port overcurrent active */
14047 #define USB_OTG_HPRT_POCCHNG_Pos (5U)
14048 #define USB_OTG_HPRT_POCCHNG_Msk (0x1U << USB_OTG_HPRT_POCCHNG_Pos) /*!< 0x00000020 */
14049 #define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk /*!< Port overcurrent change */
14050 #define USB_OTG_HPRT_PRES_Pos (6U)
14051 #define USB_OTG_HPRT_PRES_Msk (0x1U << USB_OTG_HPRT_PRES_Pos) /*!< 0x00000040 */
14052 #define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk /*!< Port resume */
14053 #define USB_OTG_HPRT_PSUSP_Pos (7U)
14054 #define USB_OTG_HPRT_PSUSP_Msk (0x1U << USB_OTG_HPRT_PSUSP_Pos) /*!< 0x00000080 */
14055 #define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk /*!< Port suspend */
14056 #define USB_OTG_HPRT_PRST_Pos (8U)
14057 #define USB_OTG_HPRT_PRST_Msk (0x1U << USB_OTG_HPRT_PRST_Pos) /*!< 0x00000100 */
14058 #define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk /*!< Port reset */
14059
14060 #define USB_OTG_HPRT_PLSTS_Pos (10U)
14061 #define USB_OTG_HPRT_PLSTS_Msk (0x3U << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000C00 */
14062 #define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk /*!< Port line status */
14063 #define USB_OTG_HPRT_PLSTS_0 (0x1U << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000400 */
14064 #define USB_OTG_HPRT_PLSTS_1 (0x2U << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000800 */
14065 #define USB_OTG_HPRT_PPWR_Pos (12U)
14066 #define USB_OTG_HPRT_PPWR_Msk (0x1U << USB_OTG_HPRT_PPWR_Pos) /*!< 0x00001000 */
14067 #define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk /*!< Port power */
14068
14069 #define USB_OTG_HPRT_PTCTL_Pos (13U)
14070 #define USB_OTG_HPRT_PTCTL_Msk (0xFU << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x0001E000 */
14071 #define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk /*!< Port test control */
14072 #define USB_OTG_HPRT_PTCTL_0 (0x1U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00002000 */
14073 #define USB_OTG_HPRT_PTCTL_1 (0x2U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00004000 */
14074 #define USB_OTG_HPRT_PTCTL_2 (0x4U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00008000 */
14075 #define USB_OTG_HPRT_PTCTL_3 (0x8U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00010000 */
14076
14077 #define USB_OTG_HPRT_PSPD_Pos (17U)
14078 #define USB_OTG_HPRT_PSPD_Msk (0x3U << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00060000 */
14079 #define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk /*!< Port speed */
14080 #define USB_OTG_HPRT_PSPD_0 (0x1U << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00020000 */
14081 #define USB_OTG_HPRT_PSPD_1 (0x2U << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00040000 */
14082
14083 /******************** Bit definition for USB_OTG_DOEPEACHMSK1 register ********************/
14084 #define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U)
14085 #define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
14086 #define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */
14087 #define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U)
14088 #define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
14089 #define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */
14090 #define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U)
14091 #define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
14092 #define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk /*!< Timeout condition mask */
14093 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U)
14094 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1U << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
14095 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */
14096 #define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U)
14097 #define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
14098 #define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */
14099 #define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U)
14100 #define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
14101 #define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */
14102 #define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U)
14103 #define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
14104 #define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk /*!< OUT packet error mask */
14105 #define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U)
14106 #define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
14107 #define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */
14108 #define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U)
14109 #define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_BERRM_Pos) /*!< 0x00001000 */
14110 #define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk /*!< Bubble error interrupt mask */
14111 #define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U)
14112 #define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
14113 #define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */
14114 #define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U)
14115 #define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_NYETM_Pos) /*!< 0x00004000 */
14116 #define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk /*!< NYET interrupt mask */
14117
14118 /******************** Bit definition for USB_OTG_HPTXFSIZ register ********************/
14119 #define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U)
14120 #define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFU << USB_OTG_HPTXFSIZ_PTXSA_Pos) /*!< 0x0000FFFF */
14121 #define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk /*!< Host periodic TxFIFO start address */
14122 #define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U)
14123 #define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFU << USB_OTG_HPTXFSIZ_PTXFD_Pos) /*!< 0xFFFF0000 */
14124 #define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk /*!< Host periodic TxFIFO depth */
14125
14126 /******************** Bit definition for USB_OTG_DIEPCTL register ********************/
14127 #define USB_OTG_DIEPCTL_MPSIZ_Pos (0U)
14128 #define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFU << USB_OTG_DIEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
14129 #define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk /*!< Maximum packet size */
14130 #define USB_OTG_DIEPCTL_USBAEP_Pos (15U)
14131 #define USB_OTG_DIEPCTL_USBAEP_Msk (0x1U << USB_OTG_DIEPCTL_USBAEP_Pos) /*!< 0x00008000 */
14132 #define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk /*!< USB active endpoint */
14133 #define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U)
14134 #define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1U << USB_OTG_DIEPCTL_EONUM_DPID_Pos) /*!< 0x00010000 */
14135 #define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk /*!< Even/odd frame */
14136 #define USB_OTG_DIEPCTL_NAKSTS_Pos (17U)
14137 #define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1U << USB_OTG_DIEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
14138 #define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk /*!< NAK status */
14139
14140 #define USB_OTG_DIEPCTL_EPTYP_Pos (18U)
14141 #define USB_OTG_DIEPCTL_EPTYP_Msk (0x3U << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
14142 #define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk /*!< Endpoint type */
14143 #define USB_OTG_DIEPCTL_EPTYP_0 (0x1U << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00040000 */
14144 #define USB_OTG_DIEPCTL_EPTYP_1 (0x2U << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00080000 */
14145 #define USB_OTG_DIEPCTL_STALL_Pos (21U)
14146 #define USB_OTG_DIEPCTL_STALL_Msk (0x1U << USB_OTG_DIEPCTL_STALL_Pos) /*!< 0x00200000 */
14147 #define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk /*!< STALL handshake */
14148
14149 #define USB_OTG_DIEPCTL_TXFNUM_Pos (22U)
14150 #define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFU << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x03C00000 */
14151 #define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk /*!< TxFIFO number */
14152 #define USB_OTG_DIEPCTL_TXFNUM_0 (0x1U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00400000 */
14153 #define USB_OTG_DIEPCTL_TXFNUM_1 (0x2U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00800000 */
14154 #define USB_OTG_DIEPCTL_TXFNUM_2 (0x4U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x01000000 */
14155 #define USB_OTG_DIEPCTL_TXFNUM_3 (0x8U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x02000000 */
14156 #define USB_OTG_DIEPCTL_CNAK_Pos (26U)
14157 #define USB_OTG_DIEPCTL_CNAK_Msk (0x1U << USB_OTG_DIEPCTL_CNAK_Pos) /*!< 0x04000000 */
14158 #define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk /*!< Clear NAK */
14159 #define USB_OTG_DIEPCTL_SNAK_Pos (27U)
14160 #define USB_OTG_DIEPCTL_SNAK_Msk (0x1U << USB_OTG_DIEPCTL_SNAK_Pos) /*!< 0x08000000 */
14161 #define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk /*!< Set NAK */
14162 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U)
14163 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1U << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
14164 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */
14165 #define USB_OTG_DIEPCTL_SODDFRM_Pos (29U)
14166 #define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1U << USB_OTG_DIEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
14167 #define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk /*!< Set odd frame */
14168 #define USB_OTG_DIEPCTL_EPDIS_Pos (30U)
14169 #define USB_OTG_DIEPCTL_EPDIS_Msk (0x1U << USB_OTG_DIEPCTL_EPDIS_Pos) /*!< 0x40000000 */
14170 #define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk /*!< Endpoint disable */
14171 #define USB_OTG_DIEPCTL_EPENA_Pos (31U)
14172 #define USB_OTG_DIEPCTL_EPENA_Msk (0x1U << USB_OTG_DIEPCTL_EPENA_Pos) /*!< 0x80000000 */
14173 #define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk /*!< Endpoint enable */
14174
14175 /******************** Bit definition for USB_OTG_HCCHAR register ********************/
14176 #define USB_OTG_HCCHAR_MPSIZ_Pos (0U)
14177 #define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFU << USB_OTG_HCCHAR_MPSIZ_Pos) /*!< 0x000007FF */
14178 #define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk /*!< Maximum packet size */
14179
14180 #define USB_OTG_HCCHAR_EPNUM_Pos (11U)
14181 #define USB_OTG_HCCHAR_EPNUM_Msk (0xFU << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00007800 */
14182 #define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk /*!< Endpoint number */
14183 #define USB_OTG_HCCHAR_EPNUM_0 (0x1U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00000800 */
14184 #define USB_OTG_HCCHAR_EPNUM_1 (0x2U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00001000 */
14185 #define USB_OTG_HCCHAR_EPNUM_2 (0x4U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00002000 */
14186 #define USB_OTG_HCCHAR_EPNUM_3 (0x8U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00004000 */
14187 #define USB_OTG_HCCHAR_EPDIR_Pos (15U)
14188 #define USB_OTG_HCCHAR_EPDIR_Msk (0x1U << USB_OTG_HCCHAR_EPDIR_Pos) /*!< 0x00008000 */
14189 #define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk /*!< Endpoint direction */
14190 #define USB_OTG_HCCHAR_LSDEV_Pos (17U)
14191 #define USB_OTG_HCCHAR_LSDEV_Msk (0x1U << USB_OTG_HCCHAR_LSDEV_Pos) /*!< 0x00020000 */
14192 #define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk /*!< Low-speed device */
14193
14194 #define USB_OTG_HCCHAR_EPTYP_Pos (18U)
14195 #define USB_OTG_HCCHAR_EPTYP_Msk (0x3U << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x000C0000 */
14196 #define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk /*!< Endpoint type */
14197 #define USB_OTG_HCCHAR_EPTYP_0 (0x1U << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00040000 */
14198 #define USB_OTG_HCCHAR_EPTYP_1 (0x2U << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00080000 */
14199
14200 #define USB_OTG_HCCHAR_MC_Pos (20U)
14201 #define USB_OTG_HCCHAR_MC_Msk (0x3U << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00300000 */
14202 #define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk /*!< Multi Count (MC) / Error Count (EC) */
14203 #define USB_OTG_HCCHAR_MC_0 (0x1U << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00100000 */
14204 #define USB_OTG_HCCHAR_MC_1 (0x2U << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00200000 */
14205
14206 #define USB_OTG_HCCHAR_DAD_Pos (22U)
14207 #define USB_OTG_HCCHAR_DAD_Msk (0x7FU << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x1FC00000 */
14208 #define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk /*!< Device address */
14209 #define USB_OTG_HCCHAR_DAD_0 (0x01U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00400000 */
14210 #define USB_OTG_HCCHAR_DAD_1 (0x02U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00800000 */
14211 #define USB_OTG_HCCHAR_DAD_2 (0x04U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x01000000 */
14212 #define USB_OTG_HCCHAR_DAD_3 (0x08U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x02000000 */
14213 #define USB_OTG_HCCHAR_DAD_4 (0x10U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x04000000 */
14214 #define USB_OTG_HCCHAR_DAD_5 (0x20U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x08000000 */
14215 #define USB_OTG_HCCHAR_DAD_6 (0x40U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x10000000 */
14216 #define USB_OTG_HCCHAR_ODDFRM_Pos (29U)
14217 #define USB_OTG_HCCHAR_ODDFRM_Msk (0x1U << USB_OTG_HCCHAR_ODDFRM_Pos) /*!< 0x20000000 */
14218 #define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk /*!< Odd frame */
14219 #define USB_OTG_HCCHAR_CHDIS_Pos (30U)
14220 #define USB_OTG_HCCHAR_CHDIS_Msk (0x1U << USB_OTG_HCCHAR_CHDIS_Pos) /*!< 0x40000000 */
14221 #define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk /*!< Channel disable */
14222 #define USB_OTG_HCCHAR_CHENA_Pos (31U)
14223 #define USB_OTG_HCCHAR_CHENA_Msk (0x1U << USB_OTG_HCCHAR_CHENA_Pos) /*!< 0x80000000 */
14224 #define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk /*!< Channel enable */
14225
14226 /******************** Bit definition for USB_OTG_HCSPLT register ********************/
14227
14228 #define USB_OTG_HCSPLT_PRTADDR_Pos (0U)
14229 #define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FU << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x0000007F */
14230 #define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk /*!< Port address */
14231 #define USB_OTG_HCSPLT_PRTADDR_0 (0x01U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000001 */
14232 #define USB_OTG_HCSPLT_PRTADDR_1 (0x02U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000002 */
14233 #define USB_OTG_HCSPLT_PRTADDR_2 (0x04U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000004 */
14234 #define USB_OTG_HCSPLT_PRTADDR_3 (0x08U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000008 */
14235 #define USB_OTG_HCSPLT_PRTADDR_4 (0x10U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000010 */
14236 #define USB_OTG_HCSPLT_PRTADDR_5 (0x20U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000020 */
14237 #define USB_OTG_HCSPLT_PRTADDR_6 (0x40U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000040 */
14238
14239 #define USB_OTG_HCSPLT_HUBADDR_Pos (7U)
14240 #define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FU << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00003F80 */
14241 #define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk /*!< Hub address */
14242 #define USB_OTG_HCSPLT_HUBADDR_0 (0x01U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000080 */
14243 #define USB_OTG_HCSPLT_HUBADDR_1 (0x02U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000100 */
14244 #define USB_OTG_HCSPLT_HUBADDR_2 (0x04U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000200 */
14245 #define USB_OTG_HCSPLT_HUBADDR_3 (0x08U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000400 */
14246 #define USB_OTG_HCSPLT_HUBADDR_4 (0x10U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000800 */
14247 #define USB_OTG_HCSPLT_HUBADDR_5 (0x20U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00001000 */
14248 #define USB_OTG_HCSPLT_HUBADDR_6 (0x40U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00002000 */
14249
14250 #define USB_OTG_HCSPLT_XACTPOS_Pos (14U)
14251 #define USB_OTG_HCSPLT_XACTPOS_Msk (0x3U << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x0000C000 */
14252 #define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk /*!< XACTPOS */
14253 #define USB_OTG_HCSPLT_XACTPOS_0 (0x1U << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00004000 */
14254 #define USB_OTG_HCSPLT_XACTPOS_1 (0x2U << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00008000 */
14255 #define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U)
14256 #define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1U << USB_OTG_HCSPLT_COMPLSPLT_Pos) /*!< 0x00010000 */
14257 #define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk /*!< Do complete split */
14258 #define USB_OTG_HCSPLT_SPLITEN_Pos (31U)
14259 #define USB_OTG_HCSPLT_SPLITEN_Msk (0x1U << USB_OTG_HCSPLT_SPLITEN_Pos) /*!< 0x80000000 */
14260 #define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk /*!< Split enable */
14261
14262 /******************** Bit definition for USB_OTG_HCINT register ********************/
14263 #define USB_OTG_HCINT_XFRC_Pos (0U)
14264 #define USB_OTG_HCINT_XFRC_Msk (0x1U << USB_OTG_HCINT_XFRC_Pos) /*!< 0x00000001 */
14265 #define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk /*!< Transfer completed */
14266 #define USB_OTG_HCINT_CHH_Pos (1U)
14267 #define USB_OTG_HCINT_CHH_Msk (0x1U << USB_OTG_HCINT_CHH_Pos) /*!< 0x00000002 */
14268 #define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk /*!< Channel halted */
14269 #define USB_OTG_HCINT_AHBERR_Pos (2U)
14270 #define USB_OTG_HCINT_AHBERR_Msk (0x1U << USB_OTG_HCINT_AHBERR_Pos) /*!< 0x00000004 */
14271 #define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk /*!< AHB error */
14272 #define USB_OTG_HCINT_STALL_Pos (3U)
14273 #define USB_OTG_HCINT_STALL_Msk (0x1U << USB_OTG_HCINT_STALL_Pos) /*!< 0x00000008 */
14274 #define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk /*!< STALL response received interrupt */
14275 #define USB_OTG_HCINT_NAK_Pos (4U)
14276 #define USB_OTG_HCINT_NAK_Msk (0x1U << USB_OTG_HCINT_NAK_Pos) /*!< 0x00000010 */
14277 #define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk /*!< NAK response received interrupt */
14278 #define USB_OTG_HCINT_ACK_Pos (5U)
14279 #define USB_OTG_HCINT_ACK_Msk (0x1U << USB_OTG_HCINT_ACK_Pos) /*!< 0x00000020 */
14280 #define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk /*!< ACK response received/transmitted interrupt */
14281 #define USB_OTG_HCINT_NYET_Pos (6U)
14282 #define USB_OTG_HCINT_NYET_Msk (0x1U << USB_OTG_HCINT_NYET_Pos) /*!< 0x00000040 */
14283 #define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk /*!< Response received interrupt */
14284 #define USB_OTG_HCINT_TXERR_Pos (7U)
14285 #define USB_OTG_HCINT_TXERR_Msk (0x1U << USB_OTG_HCINT_TXERR_Pos) /*!< 0x00000080 */
14286 #define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk /*!< Transaction error */
14287 #define USB_OTG_HCINT_BBERR_Pos (8U)
14288 #define USB_OTG_HCINT_BBERR_Msk (0x1U << USB_OTG_HCINT_BBERR_Pos) /*!< 0x00000100 */
14289 #define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk /*!< Babble error */
14290 #define USB_OTG_HCINT_FRMOR_Pos (9U)
14291 #define USB_OTG_HCINT_FRMOR_Msk (0x1U << USB_OTG_HCINT_FRMOR_Pos) /*!< 0x00000200 */
14292 #define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk /*!< Frame overrun */
14293 #define USB_OTG_HCINT_DTERR_Pos (10U)
14294 #define USB_OTG_HCINT_DTERR_Msk (0x1U << USB_OTG_HCINT_DTERR_Pos) /*!< 0x00000400 */
14295 #define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk /*!< Data toggle error */
14296
14297 /******************** Bit definition for USB_OTG_DIEPINT register ********************/
14298 #define USB_OTG_DIEPINT_XFRC_Pos (0U)
14299 #define USB_OTG_DIEPINT_XFRC_Msk (0x1U << USB_OTG_DIEPINT_XFRC_Pos) /*!< 0x00000001 */
14300 #define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk /*!< Transfer completed interrupt */
14301 #define USB_OTG_DIEPINT_EPDISD_Pos (1U)
14302 #define USB_OTG_DIEPINT_EPDISD_Msk (0x1U << USB_OTG_DIEPINT_EPDISD_Pos) /*!< 0x00000002 */
14303 #define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */
14304 #define USB_OTG_DIEPINT_TOC_Pos (3U)
14305 #define USB_OTG_DIEPINT_TOC_Msk (0x1U << USB_OTG_DIEPINT_TOC_Pos) /*!< 0x00000008 */
14306 #define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk /*!< Timeout condition */
14307 #define USB_OTG_DIEPINT_ITTXFE_Pos (4U)
14308 #define USB_OTG_DIEPINT_ITTXFE_Msk (0x1U << USB_OTG_DIEPINT_ITTXFE_Pos) /*!< 0x00000010 */
14309 #define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk /*!< IN token received when TxFIFO is empty */
14310 #define USB_OTG_DIEPINT_INEPNE_Pos (6U)
14311 #define USB_OTG_DIEPINT_INEPNE_Msk (0x1U << USB_OTG_DIEPINT_INEPNE_Pos) /*!< 0x00000040 */
14312 #define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk /*!< IN endpoint NAK effective */
14313 #define USB_OTG_DIEPINT_TXFE_Pos (7U)
14314 #define USB_OTG_DIEPINT_TXFE_Msk (0x1U << USB_OTG_DIEPINT_TXFE_Pos) /*!< 0x00000080 */
14315 #define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk /*!< Transmit FIFO empty */
14316 #define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U)
14317 #define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1U << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) /*!< 0x00000100 */
14318 #define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk /*!< Transmit Fifo Underrun */
14319 #define USB_OTG_DIEPINT_BNA_Pos (9U)
14320 #define USB_OTG_DIEPINT_BNA_Msk (0x1U << USB_OTG_DIEPINT_BNA_Pos) /*!< 0x00000200 */
14321 #define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk /*!< Buffer not available interrupt */
14322 #define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U)
14323 #define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1U << USB_OTG_DIEPINT_PKTDRPSTS_Pos) /*!< 0x00000800 */
14324 #define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk /*!< Packet dropped status */
14325 #define USB_OTG_DIEPINT_BERR_Pos (12U)
14326 #define USB_OTG_DIEPINT_BERR_Msk (0x1U << USB_OTG_DIEPINT_BERR_Pos) /*!< 0x00001000 */
14327 #define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk /*!< Babble error interrupt */
14328 #define USB_OTG_DIEPINT_NAK_Pos (13U)
14329 #define USB_OTG_DIEPINT_NAK_Msk (0x1U << USB_OTG_DIEPINT_NAK_Pos) /*!< 0x00002000 */
14330 #define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk /*!< NAK interrupt */
14331
14332 /******************** Bit definition forUSB_OTG_HCINTMSK register ********************/
14333 #define USB_OTG_HCINTMSK_XFRCM_Pos (0U)
14334 #define USB_OTG_HCINTMSK_XFRCM_Msk (0x1U << USB_OTG_HCINTMSK_XFRCM_Pos) /*!< 0x00000001 */
14335 #define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk /*!< Transfer completed mask */
14336 #define USB_OTG_HCINTMSK_CHHM_Pos (1U)
14337 #define USB_OTG_HCINTMSK_CHHM_Msk (0x1U << USB_OTG_HCINTMSK_CHHM_Pos) /*!< 0x00000002 */
14338 #define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk /*!< Channel halted mask */
14339 #define USB_OTG_HCINTMSK_AHBERR_Pos (2U)
14340 #define USB_OTG_HCINTMSK_AHBERR_Msk (0x1U << USB_OTG_HCINTMSK_AHBERR_Pos) /*!< 0x00000004 */
14341 #define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk /*!< AHB error */
14342 #define USB_OTG_HCINTMSK_STALLM_Pos (3U)
14343 #define USB_OTG_HCINTMSK_STALLM_Msk (0x1U << USB_OTG_HCINTMSK_STALLM_Pos) /*!< 0x00000008 */
14344 #define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk /*!< STALL response received interrupt mask */
14345 #define USB_OTG_HCINTMSK_NAKM_Pos (4U)
14346 #define USB_OTG_HCINTMSK_NAKM_Msk (0x1U << USB_OTG_HCINTMSK_NAKM_Pos) /*!< 0x00000010 */
14347 #define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk /*!< NAK response received interrupt mask */
14348 #define USB_OTG_HCINTMSK_ACKM_Pos (5U)
14349 #define USB_OTG_HCINTMSK_ACKM_Msk (0x1U << USB_OTG_HCINTMSK_ACKM_Pos) /*!< 0x00000020 */
14350 #define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk /*!< ACK response received/transmitted interrupt mask */
14351 #define USB_OTG_HCINTMSK_NYET_Pos (6U)
14352 #define USB_OTG_HCINTMSK_NYET_Msk (0x1U << USB_OTG_HCINTMSK_NYET_Pos) /*!< 0x00000040 */
14353 #define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk /*!< response received interrupt mask */
14354 #define USB_OTG_HCINTMSK_TXERRM_Pos (7U)
14355 #define USB_OTG_HCINTMSK_TXERRM_Msk (0x1U << USB_OTG_HCINTMSK_TXERRM_Pos) /*!< 0x00000080 */
14356 #define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk /*!< Transaction error mask */
14357 #define USB_OTG_HCINTMSK_BBERRM_Pos (8U)
14358 #define USB_OTG_HCINTMSK_BBERRM_Msk (0x1U << USB_OTG_HCINTMSK_BBERRM_Pos) /*!< 0x00000100 */
14359 #define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk /*!< Babble error mask */
14360 #define USB_OTG_HCINTMSK_FRMORM_Pos (9U)
14361 #define USB_OTG_HCINTMSK_FRMORM_Msk (0x1U << USB_OTG_HCINTMSK_FRMORM_Pos) /*!< 0x00000200 */
14362 #define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk /*!< Frame overrun mask */
14363 #define USB_OTG_HCINTMSK_DTERRM_Pos (10U)
14364 #define USB_OTG_HCINTMSK_DTERRM_Msk (0x1U << USB_OTG_HCINTMSK_DTERRM_Pos) /*!< 0x00000400 */
14365 #define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk /*!< Data toggle error mask */
14366
14367 /******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/
14368
14369 #define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U)
14370 #define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
14371 #define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk /*!< Transfer size */
14372 #define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U)
14373 #define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_DIEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
14374 #define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk /*!< Packet count */
14375 #define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U)
14376 #define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3U << USB_OTG_DIEPTSIZ_MULCNT_Pos) /*!< 0x60000000 */
14377 #define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk /*!< Packet count */
14378 /******************** Bit definition for USB_OTG_HCTSIZ register ********************/
14379 #define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U)
14380 #define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_HCTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
14381 #define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk /*!< Transfer size */
14382 #define USB_OTG_HCTSIZ_PKTCNT_Pos (19U)
14383 #define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_HCTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
14384 #define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk /*!< Packet count */
14385 #define USB_OTG_HCTSIZ_DOPING_Pos (31U)
14386 #define USB_OTG_HCTSIZ_DOPING_Msk (0x1U << USB_OTG_HCTSIZ_DOPING_Pos) /*!< 0x80000000 */
14387 #define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk /*!< Do PING */
14388 #define USB_OTG_HCTSIZ_DPID_Pos (29U)
14389 #define USB_OTG_HCTSIZ_DPID_Msk (0x3U << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x60000000 */
14390 #define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk /*!< Data PID */
14391 #define USB_OTG_HCTSIZ_DPID_0 (0x1U << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x20000000 */
14392 #define USB_OTG_HCTSIZ_DPID_1 (0x2U << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x40000000 */
14393
14394 /******************** Bit definition for USB_OTG_DIEPDMA register ********************/
14395 #define USB_OTG_DIEPDMA_DMAADDR_Pos (0U)
14396 #define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFU << USB_OTG_DIEPDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
14397 #define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk /*!< DMA address */
14398
14399 /******************** Bit definition for USB_OTG_HCDMA register ********************/
14400 #define USB_OTG_HCDMA_DMAADDR_Pos (0U)
14401 #define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFU << USB_OTG_HCDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
14402 #define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk /*!< DMA address */
14403
14404 /******************** Bit definition for USB_OTG_DTXFSTS register ********************/
14405 #define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U)
14406 #define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFU << USB_OTG_DTXFSTS_INEPTFSAV_Pos) /*!< 0x0000FFFF */
14407 #define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk /*!< IN endpoint TxFIFO space available */
14408
14409 /******************** Bit definition for USB_OTG_DIEPTXF register ********************/
14410 #define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U)
14411 #define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFU << USB_OTG_DIEPTXF_INEPTXSA_Pos) /*!< 0x0000FFFF */
14412 #define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk /*!< IN endpoint FIFOx transmit RAM start address */
14413 #define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U)
14414 #define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFU << USB_OTG_DIEPTXF_INEPTXFD_Pos) /*!< 0xFFFF0000 */
14415 #define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk /*!< IN endpoint TxFIFO depth */
14416
14417 /******************** Bit definition for USB_OTG_DOEPCTL register ********************/
14418
14419 #define USB_OTG_DOEPCTL_MPSIZ_Pos (0U)
14420 #define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFU << USB_OTG_DOEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
14421 #define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk /*!< Maximum packet size */ /*!<Bit 1 */
14422 #define USB_OTG_DOEPCTL_USBAEP_Pos (15U)
14423 #define USB_OTG_DOEPCTL_USBAEP_Msk (0x1U << USB_OTG_DOEPCTL_USBAEP_Pos) /*!< 0x00008000 */
14424 #define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk /*!< USB active endpoint */
14425 #define USB_OTG_DOEPCTL_NAKSTS_Pos (17U)
14426 #define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1U << USB_OTG_DOEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
14427 #define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk /*!< NAK status */
14428 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U)
14429 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1U << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
14430 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */
14431 #define USB_OTG_DOEPCTL_SODDFRM_Pos (29U)
14432 #define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1U << USB_OTG_DOEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
14433 #define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk /*!< Set odd frame */
14434 #define USB_OTG_DOEPCTL_EPTYP_Pos (18U)
14435 #define USB_OTG_DOEPCTL_EPTYP_Msk (0x3U << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
14436 #define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk /*!< Endpoint type */
14437 #define USB_OTG_DOEPCTL_EPTYP_0 (0x1U << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00040000 */
14438 #define USB_OTG_DOEPCTL_EPTYP_1 (0x2U << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00080000 */
14439 #define USB_OTG_DOEPCTL_SNPM_Pos (20U)
14440 #define USB_OTG_DOEPCTL_SNPM_Msk (0x1U << USB_OTG_DOEPCTL_SNPM_Pos) /*!< 0x00100000 */
14441 #define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk /*!< Snoop mode */
14442 #define USB_OTG_DOEPCTL_STALL_Pos (21U)
14443 #define USB_OTG_DOEPCTL_STALL_Msk (0x1U << USB_OTG_DOEPCTL_STALL_Pos) /*!< 0x00200000 */
14444 #define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk /*!< STALL handshake */
14445 #define USB_OTG_DOEPCTL_CNAK_Pos (26U)
14446 #define USB_OTG_DOEPCTL_CNAK_Msk (0x1U << USB_OTG_DOEPCTL_CNAK_Pos) /*!< 0x04000000 */
14447 #define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk /*!< Clear NAK */
14448 #define USB_OTG_DOEPCTL_SNAK_Pos (27U)
14449 #define USB_OTG_DOEPCTL_SNAK_Msk (0x1U << USB_OTG_DOEPCTL_SNAK_Pos) /*!< 0x08000000 */
14450 #define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk /*!< Set NAK */
14451 #define USB_OTG_DOEPCTL_EPDIS_Pos (30U)
14452 #define USB_OTG_DOEPCTL_EPDIS_Msk (0x1U << USB_OTG_DOEPCTL_EPDIS_Pos) /*!< 0x40000000 */
14453 #define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk /*!< Endpoint disable */
14454 #define USB_OTG_DOEPCTL_EPENA_Pos (31U)
14455 #define USB_OTG_DOEPCTL_EPENA_Msk (0x1U << USB_OTG_DOEPCTL_EPENA_Pos) /*!< 0x80000000 */
14456 #define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk /*!< Endpoint enable */
14457
14458 /******************** Bit definition for USB_OTG_DOEPINT register ********************/
14459 #define USB_OTG_DOEPINT_XFRC_Pos (0U)
14460 #define USB_OTG_DOEPINT_XFRC_Msk (0x1U << USB_OTG_DOEPINT_XFRC_Pos) /*!< 0x00000001 */
14461 #define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk /*!< Transfer completed interrupt */
14462 #define USB_OTG_DOEPINT_EPDISD_Pos (1U)
14463 #define USB_OTG_DOEPINT_EPDISD_Msk (0x1U << USB_OTG_DOEPINT_EPDISD_Pos) /*!< 0x00000002 */
14464 #define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */
14465 #define USB_OTG_DOEPINT_STUP_Pos (3U)
14466 #define USB_OTG_DOEPINT_STUP_Msk (0x1U << USB_OTG_DOEPINT_STUP_Pos) /*!< 0x00000008 */
14467 #define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk /*!< SETUP phase done */
14468 #define USB_OTG_DOEPINT_OTEPDIS_Pos (4U)
14469 #define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1U << USB_OTG_DOEPINT_OTEPDIS_Pos) /*!< 0x00000010 */
14470 #define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk /*!< OUT token received when endpoint disabled */
14471 #define USB_OTG_DOEPINT_OTEPSPR_Pos (5U)
14472 #define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1U << USB_OTG_DOEPINT_OTEPSPR_Pos) /*!< 0x00000020 */
14473 #define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk /*!< Status Phase Received For Control Write */
14474 #define USB_OTG_DOEPINT_B2BSTUP_Pos (6U)
14475 #define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1U << USB_OTG_DOEPINT_B2BSTUP_Pos) /*!< 0x00000040 */
14476 #define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk /*!< Back-to-back SETUP packets received */
14477 #define USB_OTG_DOEPINT_NYET_Pos (14U)
14478 #define USB_OTG_DOEPINT_NYET_Msk (0x1U << USB_OTG_DOEPINT_NYET_Pos) /*!< 0x00004000 */
14479 #define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk /*!< NYET interrupt */
14480
14481 /******************** Bit definition for USB_OTG_DOEPTSIZ register ********************/
14482
14483 #define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U)
14484 #define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
14485 #define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk /*!< Transfer size */
14486 #define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U)
14487 #define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_DOEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
14488 #define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk /*!< Packet count */
14489
14490 #define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U)
14491 #define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x60000000 */
14492 #define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk /*!< SETUP packet count */
14493 #define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x20000000 */
14494 #define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x40000000 */
14495
14496 /******************** Bit definition for PCGCCTL register ********************/
14497 #define USB_OTG_PCGCCTL_STOPCLK_Pos (0U)
14498 #define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1U << USB_OTG_PCGCCTL_STOPCLK_Pos) /*!< 0x00000001 */
14499 #define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk /*!< SETUP packet count */
14500 #define USB_OTG_PCGCCTL_GATECLK_Pos (1U)
14501 #define USB_OTG_PCGCCTL_GATECLK_Msk (0x1U << USB_OTG_PCGCCTL_GATECLK_Pos) /*!< 0x00000002 */
14502 #define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk /*!<Bit 0 */
14503 #define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U)
14504 #define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1U << USB_OTG_PCGCCTL_PHYSUSP_Pos) /*!< 0x00000010 */
14505 #define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk /*!<Bit 1 */
14506
14507 /* Legacy define */
14508 /******************** Bit definition for OTG register ********************/
14509 #define USB_OTG_CHNUM_Pos (0U)
14510 #define USB_OTG_CHNUM_Msk (0xFU << USB_OTG_CHNUM_Pos) /*!< 0x0000000F */
14511 #define USB_OTG_CHNUM USB_OTG_CHNUM_Msk /*!< Channel number */
14512 #define USB_OTG_CHNUM_0 (0x1U << USB_OTG_CHNUM_Pos) /*!< 0x00000001 */
14513 #define USB_OTG_CHNUM_1 (0x2U << USB_OTG_CHNUM_Pos) /*!< 0x00000002 */
14514 #define USB_OTG_CHNUM_2 (0x4U << USB_OTG_CHNUM_Pos) /*!< 0x00000004 */
14515 #define USB_OTG_CHNUM_3 (0x8U << USB_OTG_CHNUM_Pos) /*!< 0x00000008 */
14516 #define USB_OTG_BCNT_Pos (4U)
14517 #define USB_OTG_BCNT_Msk (0x7FFU << USB_OTG_BCNT_Pos) /*!< 0x00007FF0 */
14518 #define USB_OTG_BCNT USB_OTG_BCNT_Msk /*!< Byte count */
14519
14520 #define USB_OTG_DPID_Pos (15U)
14521 #define USB_OTG_DPID_Msk (0x3U << USB_OTG_DPID_Pos) /*!< 0x00018000 */
14522 #define USB_OTG_DPID USB_OTG_DPID_Msk /*!< Data PID */
14523 #define USB_OTG_DPID_0 (0x1U << USB_OTG_DPID_Pos) /*!< 0x00008000 */
14524 #define USB_OTG_DPID_1 (0x2U << USB_OTG_DPID_Pos) /*!< 0x00010000 */
14525
14526 #define USB_OTG_PKTSTS_Pos (17U)
14527 #define USB_OTG_PKTSTS_Msk (0xFU << USB_OTG_PKTSTS_Pos) /*!< 0x001E0000 */
14528 #define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk /*!< Packet status */
14529 #define USB_OTG_PKTSTS_0 (0x1U << USB_OTG_PKTSTS_Pos) /*!< 0x00020000 */
14530 #define USB_OTG_PKTSTS_1 (0x2U << USB_OTG_PKTSTS_Pos) /*!< 0x00040000 */
14531 #define USB_OTG_PKTSTS_2 (0x4U << USB_OTG_PKTSTS_Pos) /*!< 0x00080000 */
14532 #define USB_OTG_PKTSTS_3 (0x8U << USB_OTG_PKTSTS_Pos) /*!< 0x00100000 */
14533
14534 #define USB_OTG_EPNUM_Pos (0U)
14535 #define USB_OTG_EPNUM_Msk (0xFU << USB_OTG_EPNUM_Pos) /*!< 0x0000000F */
14536 #define USB_OTG_EPNUM USB_OTG_EPNUM_Msk /*!< Endpoint number */
14537 #define USB_OTG_EPNUM_0 (0x1U << USB_OTG_EPNUM_Pos) /*!< 0x00000001 */
14538 #define USB_OTG_EPNUM_1 (0x2U << USB_OTG_EPNUM_Pos) /*!< 0x00000002 */
14539 #define USB_OTG_EPNUM_2 (0x4U << USB_OTG_EPNUM_Pos) /*!< 0x00000004 */
14540 #define USB_OTG_EPNUM_3 (0x8U << USB_OTG_EPNUM_Pos) /*!< 0x00000008 */
14541
14542 #define USB_OTG_FRMNUM_Pos (21U)
14543 #define USB_OTG_FRMNUM_Msk (0xFU << USB_OTG_FRMNUM_Pos) /*!< 0x01E00000 */
14544 #define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk /*!< Frame number */
14545 #define USB_OTG_FRMNUM_0 (0x1U << USB_OTG_FRMNUM_Pos) /*!< 0x00200000 */
14546 #define USB_OTG_FRMNUM_1 (0x2U << USB_OTG_FRMNUM_Pos) /*!< 0x00400000 */
14547 #define USB_OTG_FRMNUM_2 (0x4U << USB_OTG_FRMNUM_Pos) /*!< 0x00800000 */
14548 #define USB_OTG_FRMNUM_3 (0x8U << USB_OTG_FRMNUM_Pos) /*!< 0x01000000 */
14549 /**
14550 * @}
14551 */
14552
14553 /**
14554 * @}
14555 */
14556
14557 /** @addtogroup Exported_macros
14558 * @{
14559 */
14560
14561 /******************************* ADC Instances ********************************/
14562 #define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
14563
14564 #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
14565
14566 /******************************* CAN Instances ********************************/
14567 #define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \
14568 ((INSTANCE) == CAN2) || \
14569 ((INSTANCE) == CAN3))
14570
14571 /****************************** DFSDM Instances *******************************/
14572 #define IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Filter0) || \
14573 ((INSTANCE) == DFSDM1_Filter1) || \
14574 ((INSTANCE) == DFSDM2_Filter0) || \
14575 ((INSTANCE) == DFSDM2_Filter1) || \
14576 ((INSTANCE) == DFSDM2_Filter2) || \
14577 ((INSTANCE) == DFSDM2_Filter3))
14578
14579 #define IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Channel0) || \
14580 ((INSTANCE) == DFSDM1_Channel1) || \
14581 ((INSTANCE) == DFSDM1_Channel2) || \
14582 ((INSTANCE) == DFSDM1_Channel3) || \
14583 ((INSTANCE) == DFSDM2_Channel0) || \
14584 ((INSTANCE) == DFSDM2_Channel1) || \
14585 ((INSTANCE) == DFSDM2_Channel2) || \
14586 ((INSTANCE) == DFSDM2_Channel3) || \
14587 ((INSTANCE) == DFSDM2_Channel4) || \
14588 ((INSTANCE) == DFSDM2_Channel5) || \
14589 ((INSTANCE) == DFSDM2_Channel6) || \
14590 ((INSTANCE) == DFSDM2_Channel7))
14591 /******************************* CRC Instances ********************************/
14592 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
14593
14594 /******************************* DAC Instances ********************************/
14595 #define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
14596
14597
14598 /******************************** DMA Instances *******************************/
14599 #define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
14600 ((INSTANCE) == DMA1_Stream1) || \
14601 ((INSTANCE) == DMA1_Stream2) || \
14602 ((INSTANCE) == DMA1_Stream3) || \
14603 ((INSTANCE) == DMA1_Stream4) || \
14604 ((INSTANCE) == DMA1_Stream5) || \
14605 ((INSTANCE) == DMA1_Stream6) || \
14606 ((INSTANCE) == DMA1_Stream7) || \
14607 ((INSTANCE) == DMA2_Stream0) || \
14608 ((INSTANCE) == DMA2_Stream1) || \
14609 ((INSTANCE) == DMA2_Stream2) || \
14610 ((INSTANCE) == DMA2_Stream3) || \
14611 ((INSTANCE) == DMA2_Stream4) || \
14612 ((INSTANCE) == DMA2_Stream5) || \
14613 ((INSTANCE) == DMA2_Stream6) || \
14614 ((INSTANCE) == DMA2_Stream7))
14615
14616 /******************************* GPIO Instances *******************************/
14617 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
14618 ((INSTANCE) == GPIOB) || \
14619 ((INSTANCE) == GPIOC) || \
14620 ((INSTANCE) == GPIOD) || \
14621 ((INSTANCE) == GPIOE) || \
14622 ((INSTANCE) == GPIOF) || \
14623 ((INSTANCE) == GPIOG) || \
14624 ((INSTANCE) == GPIOH))
14625
14626 /******************************** I2C Instances *******************************/
14627 #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
14628 ((INSTANCE) == I2C2) || \
14629 ((INSTANCE) == I2C3))
14630
14631
14632 /******************************** I2S Instances *******************************/
14633 #define IS_I2S_APB1_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \
14634 ((INSTANCE) == SPI3))
14635
14636 #define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
14637 ((INSTANCE) == SPI2) || \
14638 ((INSTANCE) == SPI3) || \
14639 ((INSTANCE) == SPI4) || \
14640 ((INSTANCE) == SPI5))
14641
14642 /*************************** I2S Extended Instances ***************************/
14643 #define IS_I2S_EXT_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| \
14644 ((INSTANCE) == I2S3ext))
14645 /* Legacy Defines */
14646 #define IS_I2S_ALL_INSTANCE_EXT IS_I2S_EXT_ALL_INSTANCE
14647
14648 /******************************* LPTIM Instances ******************************/
14649 #define IS_LPTIM_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
14650
14651 /******************************* RNG Instances ********************************/
14652 #define IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG)
14653
14654 /****************************** RTC Instances *********************************/
14655 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
14656
14657
14658 /******************************** SPI Instances *******************************/
14659
14660 #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
14661 ((INSTANCE) == SPI2) || \
14662 ((INSTANCE) == SPI3) || \
14663 ((INSTANCE) == SPI4) || \
14664 ((INSTANCE) == SPI5))
14665
14666
14667 /*************************** SPI Extended Instances ***************************/
14668 #define IS_SPI_ALL_INSTANCE_EXT(INSTANCE) (((INSTANCE) == SPI1) || \
14669 ((INSTANCE) == SPI2) || \
14670 ((INSTANCE) == SPI3) || \
14671 ((INSTANCE) == SPI4) || \
14672 ((INSTANCE) == SPI5) || \
14673 ((INSTANCE) == I2S2ext) || \
14674 ((INSTANCE) == I2S3ext))
14675 /******************************* SAI Instances ********************************/
14676 #define IS_SAI_ALL_INSTANCE(PERIPH) (((PERIPH) == SAI1_Block_A) || \
14677 ((PERIPH) == SAI1_Block_B))
14678 /****************** TIM Instances : All supported instances *******************/
14679 #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14680 ((INSTANCE) == TIM2) || \
14681 ((INSTANCE) == TIM3) || \
14682 ((INSTANCE) == TIM4) || \
14683 ((INSTANCE) == TIM5) || \
14684 ((INSTANCE) == TIM6) || \
14685 ((INSTANCE) == TIM7) || \
14686 ((INSTANCE) == TIM8) || \
14687 ((INSTANCE) == TIM9) || \
14688 ((INSTANCE) == TIM10)|| \
14689 ((INSTANCE) == TIM11)|| \
14690 ((INSTANCE) == TIM12)|| \
14691 ((INSTANCE) == TIM13)|| \
14692 ((INSTANCE) == TIM14))
14693
14694 /************* TIM Instances : at least 1 capture/compare channel *************/
14695 #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14696 ((INSTANCE) == TIM2) || \
14697 ((INSTANCE) == TIM3) || \
14698 ((INSTANCE) == TIM4) || \
14699 ((INSTANCE) == TIM5) || \
14700 ((INSTANCE) == TIM8) || \
14701 ((INSTANCE) == TIM9) || \
14702 ((INSTANCE) == TIM10) || \
14703 ((INSTANCE) == TIM11) || \
14704 ((INSTANCE) == TIM12) || \
14705 ((INSTANCE) == TIM13) || \
14706 ((INSTANCE) == TIM14))
14707
14708 /************ TIM Instances : at least 2 capture/compare channels *************/
14709 #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14710 ((INSTANCE) == TIM2) || \
14711 ((INSTANCE) == TIM3) || \
14712 ((INSTANCE) == TIM4) || \
14713 ((INSTANCE) == TIM5) || \
14714 ((INSTANCE) == TIM8) || \
14715 ((INSTANCE) == TIM9) || \
14716 ((INSTANCE) == TIM12))
14717
14718 /************ TIM Instances : at least 3 capture/compare channels *************/
14719 #define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14720 ((INSTANCE) == TIM2) || \
14721 ((INSTANCE) == TIM3) || \
14722 ((INSTANCE) == TIM4) || \
14723 ((INSTANCE) == TIM5) || \
14724 ((INSTANCE) == TIM8))
14725
14726 /************ TIM Instances : at least 4 capture/compare channels *************/
14727 #define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14728 ((INSTANCE) == TIM2) || \
14729 ((INSTANCE) == TIM3) || \
14730 ((INSTANCE) == TIM4) || \
14731 ((INSTANCE) == TIM5) || \
14732 ((INSTANCE) == TIM8))
14733
14734 /******************** TIM Instances : Advanced-control timers *****************/
14735 #define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14736 ((INSTANCE) == TIM8))
14737
14738 /******************* TIM Instances : Timer input XOR function *****************/
14739 #define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14740 ((INSTANCE) == TIM2) || \
14741 ((INSTANCE) == TIM3) || \
14742 ((INSTANCE) == TIM4) || \
14743 ((INSTANCE) == TIM5) || \
14744 ((INSTANCE) == TIM8))
14745
14746 /****************** TIM Instances : DMA requests generation (UDE) *************/
14747 #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14748 ((INSTANCE) == TIM2) || \
14749 ((INSTANCE) == TIM3) || \
14750 ((INSTANCE) == TIM4) || \
14751 ((INSTANCE) == TIM5) || \
14752 ((INSTANCE) == TIM6) || \
14753 ((INSTANCE) == TIM7) || \
14754 ((INSTANCE) == TIM8))
14755
14756 /************ TIM Instances : DMA requests generation (CCxDE) *****************/
14757 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14758 ((INSTANCE) == TIM2) || \
14759 ((INSTANCE) == TIM3) || \
14760 ((INSTANCE) == TIM4) || \
14761 ((INSTANCE) == TIM5) || \
14762 ((INSTANCE) == TIM8))
14763
14764 /************ TIM Instances : DMA requests generation (COMDE) *****************/
14765 #define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14766 ((INSTANCE) == TIM2) || \
14767 ((INSTANCE) == TIM3) || \
14768 ((INSTANCE) == TIM4) || \
14769 ((INSTANCE) == TIM5) || \
14770 ((INSTANCE) == TIM8))
14771
14772 /******************** TIM Instances : DMA burst feature ***********************/
14773 #define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14774 ((INSTANCE) == TIM2) || \
14775 ((INSTANCE) == TIM3) || \
14776 ((INSTANCE) == TIM4) || \
14777 ((INSTANCE) == TIM5) || \
14778 ((INSTANCE) == TIM8))
14779
14780 /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
14781 #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14782 ((INSTANCE) == TIM2) || \
14783 ((INSTANCE) == TIM3) || \
14784 ((INSTANCE) == TIM4) || \
14785 ((INSTANCE) == TIM5) || \
14786 ((INSTANCE) == TIM6) || \
14787 ((INSTANCE) == TIM7) || \
14788 ((INSTANCE) == TIM8))
14789
14790 /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
14791 #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14792 ((INSTANCE) == TIM2) || \
14793 ((INSTANCE) == TIM3) || \
14794 ((INSTANCE) == TIM4) || \
14795 ((INSTANCE) == TIM5) || \
14796 ((INSTANCE) == TIM8) || \
14797 ((INSTANCE) == TIM9) || \
14798 ((INSTANCE) == TIM12))
14799
14800 /********************** TIM Instances : 32 bit Counter ************************/
14801 #define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \
14802 ((INSTANCE) == TIM5))
14803
14804 /***************** TIM Instances : external trigger input availabe ************/
14805 #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14806 ((INSTANCE) == TIM2) || \
14807 ((INSTANCE) == TIM3) || \
14808 ((INSTANCE) == TIM4) || \
14809 ((INSTANCE) == TIM5) || \
14810 ((INSTANCE) == TIM8))
14811
14812 /****************** TIM Instances : remapping capability **********************/
14813 #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \
14814 ((INSTANCE) == TIM5) || \
14815 ((INSTANCE) == TIM11))
14816
14817 /******************* TIM Instances : output(s) available **********************/
14818 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
14819 ((((INSTANCE) == TIM1) && \
14820 (((CHANNEL) == TIM_CHANNEL_1) || \
14821 ((CHANNEL) == TIM_CHANNEL_2) || \
14822 ((CHANNEL) == TIM_CHANNEL_3) || \
14823 ((CHANNEL) == TIM_CHANNEL_4))) \
14824 || \
14825 (((INSTANCE) == TIM2) && \
14826 (((CHANNEL) == TIM_CHANNEL_1) || \
14827 ((CHANNEL) == TIM_CHANNEL_2) || \
14828 ((CHANNEL) == TIM_CHANNEL_3) || \
14829 ((CHANNEL) == TIM_CHANNEL_4))) \
14830 || \
14831 (((INSTANCE) == TIM3) && \
14832 (((CHANNEL) == TIM_CHANNEL_1) || \
14833 ((CHANNEL) == TIM_CHANNEL_2) || \
14834 ((CHANNEL) == TIM_CHANNEL_3) || \
14835 ((CHANNEL) == TIM_CHANNEL_4))) \
14836 || \
14837 (((INSTANCE) == TIM4) && \
14838 (((CHANNEL) == TIM_CHANNEL_1) || \
14839 ((CHANNEL) == TIM_CHANNEL_2) || \
14840 ((CHANNEL) == TIM_CHANNEL_3) || \
14841 ((CHANNEL) == TIM_CHANNEL_4))) \
14842 || \
14843 (((INSTANCE) == TIM5) && \
14844 (((CHANNEL) == TIM_CHANNEL_1) || \
14845 ((CHANNEL) == TIM_CHANNEL_2) || \
14846 ((CHANNEL) == TIM_CHANNEL_3) || \
14847 ((CHANNEL) == TIM_CHANNEL_4))) \
14848 || \
14849 (((INSTANCE) == TIM8) && \
14850 (((CHANNEL) == TIM_CHANNEL_1) || \
14851 ((CHANNEL) == TIM_CHANNEL_2) || \
14852 ((CHANNEL) == TIM_CHANNEL_3) || \
14853 ((CHANNEL) == TIM_CHANNEL_4))) \
14854 || \
14855 (((INSTANCE) == TIM9) && \
14856 (((CHANNEL) == TIM_CHANNEL_1) || \
14857 ((CHANNEL) == TIM_CHANNEL_2))) \
14858 || \
14859 (((INSTANCE) == TIM10) && \
14860 (((CHANNEL) == TIM_CHANNEL_1))) \
14861 || \
14862 (((INSTANCE) == TIM11) && \
14863 (((CHANNEL) == TIM_CHANNEL_1))) \
14864 || \
14865 (((INSTANCE) == TIM12) && \
14866 (((CHANNEL) == TIM_CHANNEL_1) || \
14867 ((CHANNEL) == TIM_CHANNEL_2))) \
14868 || \
14869 (((INSTANCE) == TIM13) && \
14870 (((CHANNEL) == TIM_CHANNEL_1))) \
14871 || \
14872 (((INSTANCE) == TIM14) && \
14873 (((CHANNEL) == TIM_CHANNEL_1))))
14874
14875 /************ TIM Instances : complementary output(s) available ***************/
14876 #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
14877 ((((INSTANCE) == TIM1) && \
14878 (((CHANNEL) == TIM_CHANNEL_1) || \
14879 ((CHANNEL) == TIM_CHANNEL_2) || \
14880 ((CHANNEL) == TIM_CHANNEL_3))) \
14881 || \
14882 (((INSTANCE) == TIM8) && \
14883 (((CHANNEL) == TIM_CHANNEL_1) || \
14884 ((CHANNEL) == TIM_CHANNEL_2) || \
14885 ((CHANNEL) == TIM_CHANNEL_3))))
14886
14887 /****************** TIM Instances : supporting counting mode selection ********/
14888 #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14889 ((INSTANCE) == TIM2) || \
14890 ((INSTANCE) == TIM3) || \
14891 ((INSTANCE) == TIM4) || \
14892 ((INSTANCE) == TIM5) || \
14893 ((INSTANCE) == TIM8))
14894
14895 /****************** TIM Instances : supporting clock division *****************/
14896 #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14897 ((INSTANCE) == TIM2) || \
14898 ((INSTANCE) == TIM3) || \
14899 ((INSTANCE) == TIM4) || \
14900 ((INSTANCE) == TIM5) || \
14901 ((INSTANCE) == TIM8) || \
14902 ((INSTANCE) == TIM9) || \
14903 ((INSTANCE) == TIM10)|| \
14904 ((INSTANCE) == TIM11)|| \
14905 ((INSTANCE) == TIM12)|| \
14906 ((INSTANCE) == TIM13)|| \
14907 ((INSTANCE) == TIM14))
14908
14909 /****************** TIM Instances : supporting commutation event generation ***/
14910 #define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \
14911 ((INSTANCE) == TIM8))
14912
14913
14914 /****************** TIM Instances : supporting OCxREF clear *******************/
14915 #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14916 ((INSTANCE) == TIM2) || \
14917 ((INSTANCE) == TIM3) || \
14918 ((INSTANCE) == TIM4) || \
14919 ((INSTANCE) == TIM5) || \
14920 ((INSTANCE) == TIM8))
14921
14922 /****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
14923 #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14924 ((INSTANCE) == TIM2) || \
14925 ((INSTANCE) == TIM3) || \
14926 ((INSTANCE) == TIM4) || \
14927 ((INSTANCE) == TIM5) || \
14928 ((INSTANCE) == TIM8) || \
14929 ((INSTANCE) == TIM9) || \
14930 ((INSTANCE) == TIM12))
14931
14932 /****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
14933 #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14934 ((INSTANCE) == TIM2) || \
14935 ((INSTANCE) == TIM3) || \
14936 ((INSTANCE) == TIM4) || \
14937 ((INSTANCE) == TIM5) || \
14938 ((INSTANCE) == TIM8))
14939
14940 /****************** TIM Instances : supporting repetition counter *************/
14941 #define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14942 ((INSTANCE) == TIM8))
14943
14944 /****************** TIM Instances : supporting encoder interface **************/
14945 #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14946 ((INSTANCE) == TIM2) || \
14947 ((INSTANCE) == TIM3) || \
14948 ((INSTANCE) == TIM4) || \
14949 ((INSTANCE) == TIM5) || \
14950 ((INSTANCE) == TIM8) || \
14951 ((INSTANCE) == TIM9))
14952 /****************** TIM Instances : supporting Hall sensor interface **********/
14953 #define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14954 ((INSTANCE) == TIM2) || \
14955 ((INSTANCE) == TIM3) || \
14956 ((INSTANCE) == TIM4) || \
14957 ((INSTANCE) == TIM5) || \
14958 ((INSTANCE) == TIM8))
14959 /****************** TIM Instances : supporting the break function *************/
14960 #define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
14961 ((INSTANCE) == TIM8))
14962
14963 /******************** USART Instances : Synchronous mode **********************/
14964 #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
14965 ((INSTANCE) == USART2) || \
14966 ((INSTANCE) == USART3) || \
14967 ((INSTANCE) == USART6))
14968
14969 /******************** UART Instances : Half-Duplex mode **********************/
14970 #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
14971 ((INSTANCE) == USART2) || \
14972 ((INSTANCE) == USART3) || \
14973 ((INSTANCE) == UART4) || \
14974 ((INSTANCE) == UART5) || \
14975 ((INSTANCE) == USART6) || \
14976 ((INSTANCE) == UART7) || \
14977 ((INSTANCE) == UART8) || \
14978 ((INSTANCE) == UART9) || \
14979 ((INSTANCE) == UART10))
14980
14981 /* Legacy defines */
14982 #define IS_UART_INSTANCE IS_UART_HALFDUPLEX_INSTANCE
14983
14984 /****************** UART Instances : Hardware Flow control ********************/
14985 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
14986 ((INSTANCE) == USART2) || \
14987 ((INSTANCE) == USART3) || \
14988 ((INSTANCE) == USART6))
14989 /******************** UART Instances : LIN mode **********************/
14990 #define IS_UART_LIN_INSTANCE IS_UART_HALFDUPLEX_INSTANCE
14991
14992 /********************* UART Instances : Smart card mode ***********************/
14993 #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
14994 ((INSTANCE) == USART2) || \
14995 ((INSTANCE) == USART3) || \
14996 ((INSTANCE) == USART6))
14997
14998 /*********************** UART Instances : IRDA mode ***************************/
14999 #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
15000 ((INSTANCE) == USART2) || \
15001 ((INSTANCE) == USART3) || \
15002 ((INSTANCE) == UART4) || \
15003 ((INSTANCE) == UART5) || \
15004 ((INSTANCE) == USART6) || \
15005 ((INSTANCE) == UART7) || \
15006 ((INSTANCE) == UART8) || \
15007 ((INSTANCE) == UART9) || \
15008 ((INSTANCE) == UART10))
15009
15010 /*********************** PCD Instances ****************************************/
15011 #define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS))
15012
15013 /*********************** HCD Instances ****************************************/
15014 #define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS))
15015
15016 /****************************** SDIO Instances ********************************/
15017 #define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)
15018
15019 /****************************** IWDG Instances ********************************/
15020 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
15021
15022 /****************************** WWDG Instances ********************************/
15023 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
15024
15025
15026 /***************************** FMPI2C Instances *******************************/
15027 #define IS_FMPI2C_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FMPI2C1)
15028
15029 /****************************** QSPI Instances ********************************/
15030 #define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI)
15031 /****************************** USB Instances ********************************/
15032 #define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB_OTG_FS)
15033 /****************************** USB Exported Constants ************************/
15034 #define USB_OTG_FS_HOST_MAX_CHANNEL_NBR 12U
15035 #define USB_OTG_FS_MAX_IN_ENDPOINTS 6U /* Including EP0 */
15036 #define USB_OTG_FS_MAX_OUT_ENDPOINTS 6U /* Including EP0 */
15037 #define USB_OTG_FS_TOTAL_FIFO_SIZE 1280U /* in Bytes */
15038
15039 /*
15040 * @brief Specific devices reset values definitions
15041 */
15042 #define RCC_PLLCFGR_RST_VALUE 0x24003010U
15043 #define RCC_PLLI2SCFGR_RST_VALUE 0x24003010U
15044
15045 #define RCC_MAX_FREQUENCY 100000000U /*!< Max frequency of family in Hz*/
15046 #define RCC_MAX_FREQUENCY_SCALE1 RCC_MAX_FREQUENCY /*!< Maximum frequency for system clock at power scale1, in Hz */
15047 #define RCC_MAX_FREQUENCY_SCALE2 84000000U /*!< Maximum frequency for system clock at power scale2, in Hz */
15048 #define RCC_MAX_FREQUENCY_SCALE3 64000000U /*!< Maximum frequency for system clock at power scale3, in Hz */
15049 #define RCC_PLLVCO_OUTPUT_MIN 100000000U /*!< Frequency min for PLLVCO output, in Hz */
15050 #define RCC_PLLVCO_INPUT_MIN 950000U /*!< Frequency min for PLLVCO input, in Hz */
15051 #define RCC_PLLVCO_INPUT_MAX 2100000U /*!< Frequency max for PLLVCO input, in Hz */
15052 #define RCC_PLLVCO_OUTPUT_MAX 432000000U /*!< Frequency max for PLLVCO output, in Hz */
15053
15054 #define RCC_PLLN_MIN_VALUE 50U
15055 #define RCC_PLLN_MAX_VALUE 432U
15056
15057 #define FLASH_SCALE1_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 1 */
15058 #define FLASH_SCALE1_LATENCY2_FREQ 64000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 1 */
15059 #define FLASH_SCALE1_LATENCY3_FREQ 90000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 1 */
15060
15061 #define FLASH_SCALE2_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 2 */
15062 #define FLASH_SCALE2_LATENCY2_FREQ 64000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 2 */
15063
15064 #define FLASH_SCALE3_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 3 */
15065 #define FLASH_SCALE3_LATENCY2_FREQ 64000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 3 */
15066
15067
15068 /**
15069 * @}
15070 */
15071
15072 /**
15073 * @}
15074 */
15075
15076 /**
15077 * @}
15078 */
15079
15080 #ifdef __cplusplus
15081 }
15082 #endif /* __cplusplus */
15083
15084 #endif /* __STM32F413xx_H */
15085
15086
15087
15088 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/