annotate Small_CPU/Inc/compass_LSM303D.h @ 151:a98f91cca107 FlipDisplay

Bugfix ButtonResponsiveness
author Ideenmodellierer
date Sun, 03 Mar 2019 12:16:54 +0100
parents 5f11787b4f42
children c3d511365552
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
38
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2 ******************************************************************************
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3 * @file compass_LSM303D.h
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4 * @author heinrichs weikamp gmbh, based on PX4 lsm303d.cpp
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5 * @date 15-March-2016
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6 * @version V0.1.0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7 * @since 15-March-2016
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8 * @brief STMicroelectronics LSM303D accelerometer & magnetometer driver
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9 *
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
10 @verbatim
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
11 ==============================================================================
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
12 ##### How to use #####
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
13 ==============================================================================
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
14 @endverbatim
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
15 ******************************************************************************
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
16 * @attention
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
17 *
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
18 * <h2><center>&copy; COPYRIGHT(c) 2016 heinrichs weikamp</center></h2>
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
19 *
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
20 ******************************************************************************
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
22
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
23 /* Define to prevent recursive inclusion -------------------------------------*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
24 #ifndef COMPASS_LSM303D_H
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
25 #define COMPASS_LSM303D_H
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
26
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
27 /* Exported constants --------------------------------------------------------*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
28
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
29 #define WHO_AM_I 0x0F // device identification register - default value
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
30 #define WHOIAM_VALUE (0x49) // Who Am I default value
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
31
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
32 #define ADDR_OUT_TEMP_L 0x05
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
33 #define ADDR_OUT_TEMP_H 0x06
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
34 #define ADDR_STATUS_M 0x07
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
35 #define ADDR_OUT_X_L_M 0x08
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
36 #define ADDR_OUT_X_H_M 0x09
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
37 #define ADDR_OUT_Y_L_M 0x0A
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
38 #define ADDR_OUT_Y_H_M 0x0B
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
39 #define ADDR_OUT_Z_L_M 0x0C
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
40 #define ADDR_OUT_Z_H_M 0x0D
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
41
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
42 #define ADDR_INT_CTRL_M 0x12
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
43 #define ADDR_INT_SRC_M 0x13
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
44
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
45 #define ADDR_INT_THS_L_M 0x14
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
46 #define ADDR_INT_THS_H_M 0x15
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
47
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
48 #define ADDR_OFFSET_X_L_M 0x16
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
49 #define ADDR_OFFSET_X_H_M 0x17
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
50 #define ADDR_OFFSET_Y_L_M 0x18
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
51 #define ADDR_OFFSET_Y_H_M 0x19
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
52 #define ADDR_OFFSET_Z_L_M 0x1a
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
53 #define ADDR_OFFSET_Z_H_M 0x1b
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
54
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
55 #define ADDR_REFERENCE_X 0x1c
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
56 #define ADDR_REFERENCE_Y 0x1d
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
57 #define ADDR_REFERENCE_Z 0x1e
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
58
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
59 #define ADDR_STATUS_A 0x27
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
60 #define ADDR_OUT_X_L_A 0x28
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
61 #define ADDR_OUT_X_H_A 0x29
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
62 #define ADDR_OUT_Y_L_A 0x2A
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
63 #define ADDR_OUT_Y_H_A 0x2B
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
64 #define ADDR_OUT_Z_L_A 0x2C
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
65 #define ADDR_OUT_Z_H_A 0x2D
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
66
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
67 #define ADDR_CTRL_REG0 0x1F
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
68 #define ADDR_CTRL_REG1 0x20
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
69 #define ADDR_CTRL_REG2 0x21
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
70 #define ADDR_CTRL_REG3 0x22
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
71 #define ADDR_CTRL_REG4 0x23
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
72 #define ADDR_CTRL_REG5 0x24
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
73 #define ADDR_CTRL_REG6 0x25
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
74 #define ADDR_CTRL_REG7 0x26
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
75
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
76 #define ADDR_FIFO_CTRL 0x2e
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
77 #define ADDR_FIFO_SRC 0x2f
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
78
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
79 #define ADDR_IG_CFG1 0x30
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
80 #define ADDR_IG_SRC1 0x31
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
81 #define ADDR_IG_THS1 0x32
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
82 #define ADDR_IG_DUR1 0x33
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
83 #define ADDR_IG_CFG2 0x34
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
84 #define ADDR_IG_SRC2 0x35
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
85 #define ADDR_IG_THS2 0x36
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
86 #define ADDR_IG_DUR2 0x37
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
87 #define ADDR_CLICK_CFG 0x38
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
88 #define ADDR_CLICK_SRC 0x39
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
89 #define ADDR_CLICK_THS 0x3a
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
90 #define ADDR_TIME_LIMIT 0x3b
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
91 #define ADDR_TIME_LATENCY 0x3c
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
92 #define ADDR_TIME_WINDOW 0x3d
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
93 #define ADDR_ACT_THS 0x3e
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
94 #define ADDR_ACT_DUR 0x3f
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
95
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
96 #define REG1_RATE_BITS_A ((1<<7) | (1<<6) | (1<<5) | (1<<4))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
97 #define REG1_POWERDOWN_A ((0<<7) | (0<<6) | (0<<5) | (0<<4))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
98 #define REG1_RATE_3_125HZ_A ((0<<7) | (0<<6) | (0<<5) | (1<<4))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
99 #define REG1_RATE_6_25HZ_A ((0<<7) | (0<<6) | (1<<5) | (0<<4))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
100 #define REG1_RATE_12_5HZ_A ((0<<7) | (0<<6) | (1<<5) | (1<<4))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
101 #define REG1_RATE_25HZ_A ((0<<7) | (1<<6) | (0<<5) | (0<<4))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
102 #define REG1_RATE_50HZ_A ((0<<7) | (1<<6) | (0<<5) | (1<<4))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
103 #define REG1_RATE_100HZ_A ((0<<7) | (1<<6) | (1<<5) | (0<<4))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
104 #define REG1_RATE_200HZ_A ((0<<7) | (1<<6) | (1<<5) | (1<<4))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
105 #define REG1_RATE_400HZ_A ((1<<7) | (0<<6) | (0<<5) | (0<<4))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
106 #define REG1_RATE_800HZ_A ((1<<7) | (0<<6) | (0<<5) | (1<<4))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
107 #define REG1_RATE_1600HZ_A ((1<<7) | (0<<6) | (1<<5) | (0<<4))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
108
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
109 #define REG1_BDU_UPDATE (1<<3)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
110 #define REG1_Z_ENABLE_A (1<<2)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
111 #define REG1_Y_ENABLE_A (1<<1)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
112 #define REG1_X_ENABLE_A (1<<0)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
113
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
114 #define REG2_ANTIALIAS_FILTER_BW_BITS_A ((1<<7) | (1<<6))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
115 #define REG2_AA_FILTER_BW_773HZ_A ((0<<7) | (0<<6))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
116 #define REG2_AA_FILTER_BW_194HZ_A ((0<<7) | (1<<6))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
117 #define REG2_AA_FILTER_BW_362HZ_A ((1<<7) | (0<<6))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
118 #define REG2_AA_FILTER_BW_50HZ_A ((1<<7) | (1<<6))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
119
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
120 #define REG2_FULL_SCALE_BITS_A ((1<<5) | (1<<4) | (1<<3))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
121 #define REG2_FULL_SCALE_2G_A ((0<<5) | (0<<4) | (0<<3))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
122 #define REG2_FULL_SCALE_4G_A ((0<<5) | (0<<4) | (1<<3))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
123 #define REG2_FULL_SCALE_6G_A ((0<<5) | (1<<4) | (0<<3))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
124 #define REG2_FULL_SCALE_8G_A ((0<<5) | (1<<4) | (1<<3))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
125 #define REG2_FULL_SCALE_16G_A ((1<<5) | (0<<4) | (0<<3))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
126
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
127 #define REG5_ENABLE_T (1<<7)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
128
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
129 #define REG5_RES_HIGH_M ((1<<6) | (1<<5))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
130 #define REG5_RES_LOW_M ((0<<6) | (0<<5))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
131
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
132 #define REG5_RATE_BITS_M ((1<<4) | (1<<3) | (1<<2))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
133 #define REG5_RATE_3_125HZ_M ((0<<4) | (0<<3) | (0<<2))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
134 #define REG5_RATE_6_25HZ_M ((0<<4) | (0<<3) | (1<<2))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
135 #define REG5_RATE_12_5HZ_M ((0<<4) | (1<<3) | (0<<2))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
136 #define REG5_RATE_25HZ_M ((0<<4) | (1<<3) | (1<<2))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
137 #define REG5_RATE_50HZ_M ((1<<4) | (0<<3) | (0<<2))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
138 #define REG5_RATE_100HZ_M ((1<<4) | (0<<3) | (1<<2))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
139 #define REG5_RATE_DO_NOT_USE_M ((1<<4) | (1<<3) | (0<<2))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
140
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
141 #define REG6_FULL_SCALE_BITS_M ((1<<6) | (1<<5))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
142 #define REG6_FULL_SCALE_2GA_M ((0<<6) | (0<<5))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
143 #define REG6_FULL_SCALE_4GA_M ((0<<6) | (1<<5))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
144 #define REG6_FULL_SCALE_8GA_M ((1<<6) | (0<<5))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
145 #define REG6_FULL_SCALE_12GA_M ((1<<6) | (1<<5))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
146
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
147 #define REG7_CONT_MODE_M ((0<<1) | (0<<0))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
148
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
149 #define REG_STATUS_A_NEW_ZYXADA 0x08
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
150
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
151 #define INT_CTRL_M 0x12
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
152 #define INT_SRC_M 0x13
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
153
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
154 /* default values for this device */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
155 #define LSM303D_ACCEL_DEFAULT_RANGE_G 2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
156 #define LSM303D_ACCEL_DEFAULT_RATE 10
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
157
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
158 #define LSM303D_ACCEL_DEFAULT_ONCHIP_FILTER_FREQ 50
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
159 #define LSM303D_ACCEL_DEFAULT_DRIVER_FILTER_FREQ 30
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
160 #define LSM303D_ACCEL_MAX_OUTPUT_RATE 280
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
161
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
162 #define LSM303D_MAG_DEFAULT_RANGE_GA 12
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
163 #define LSM303D_MAG_DEFAULT_RATE 10
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
164
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
165 #define LSM303D_ONE_G 9.80665f
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
166
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
167
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
168 #endif /* COMPASS_LSM303D_H */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
169
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
170 /******************* (C) COPYRIGHT 2016 heinrichs weikamp *****END OF FILE****/