annotate Documentations/OSTC4_CPU2_F411_Configuration.txt @ 946:80ae8ea7f0a0 Evo_2_23

GNSS set to full power at startup: In case of an reset the module would continue in sleep mode if it was in this state. To avoid this the module will now always set to full power at startup of the RTE.
author Ideenmodellierer
date Sun, 22 Dec 2024 20:52:08 +0100
parents 7d1b61176708
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
1
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
1 Configuration OSTC4 CPU2 F411
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
2 STM32CubeMX 4.9.0
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
3 Date 07/30/2015
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
4 MCU STM32F411RETx
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
5
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
6
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
7
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
8 PERIPHERALS MODES FUNCTIONS PINS
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
9 ADC1 IN8 ADC1_IN8 PB0
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
10 I2C1 I2C I2C1_SCL PB8
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
11 I2C1 I2C I2C1_SDA PB9
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
12 RCC Crystal/Ceramic Resonator RCC_OSC32_IN PC14-OSC32_IN
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
13 RCC Crystal/Ceramic Resonator RCC_OSC32_OUT PC15-OSC32_OUT
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
14 RTC Internal Alarm RTC_VS_RTC_Alarm_A_Intern VP_RTC_VS_RTC_Alarm_A_Intern
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
15 SPI1 Full-Duplex Slave SPI1_MISO PA6
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
16 SPI1 Full-Duplex Slave SPI1_MOSI PA7
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
17 SPI1 Full-Duplex Slave SPI1_SCK PA5
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
18 SPI1 Hardware SPI1_NSS PA4
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
19 SPI3 Full-Duplex Master SPI3_MISO PC11
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
20 SPI3 Full-Duplex Master SPI3_MOSI PC12
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
21 SPI3 Full-Duplex Master SPI3_SCK PC10
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
22 SYS SWD and Asynchronous Trace SYS_JTMS-SWDIO PA13
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
23 SYS SWD and Asynchronous Trace SYS_JTCK-SWCLK PA14
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
24 SYS SWD and Asynchronous Trace SYS_JTDO-SWO PB3
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
25
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
26
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
27
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
28 Pin Nb PINs FUNCTIONs LABELs
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
29 3 PC14-OSC32_IN RCC_OSC32_IN
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
30 4 PC15-OSC32_OUT RCC_OSC32_OUT
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
31 8 PC0 GPIO_Output Power Main CPU GPIO_Output
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
32 9 PC1 GPIO_Output Charger GPIO_Output
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
33 10 PC2 GPIO_Input Charger GPIO_Input
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
34 11 PC3 GPIO_Output LED GPIO_Output
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
35 14 PA0-WKUP GPIO_EXTI0 Wakeup Button Input GPIO_EXT0
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
36 15 PA1 GPIO_EXTI1 Wireless Input GPIO_EXT1
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
37 16 PA2 GPIO_EXTI2 Wireless Input GPIO_EXT2
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
38 17 PA3 GPIO_EXTI3 Debug Test Button GPIO_EXT3
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
39 20 PA4 SPI1_NSS
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
40 21 PA5 SPI1_SCK
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
41 22 PA6 SPI1_MISO
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
42 23 PA7 SPI1_MOSI
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
43 26 PB0 ADC1_IN8 Ambient Light ADC1_IN8
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
44 33 PB12 GPIO_Output Wireless Power GPIO_Output can be changed
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
45 40 PC9 GPIO_Output Button Control NSS
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
46 46 PA13 SYS_JTMS-SWDIO
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
47 49 PA14 SYS_JTCK-SWCLK
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
48 51 PC10 SPI3_SCK Button Control SPI3_SCK
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
49 52 PC11 SPI3_MISO Button Control SPI3_MISO
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
50 53 PC12 SPI3_MOSI Button Control SPI3_MOSI
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
51 55 PB3 SYS_JTDO-SWO
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
52 61 PB8 I2C1_SCL
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
53 62 PB9 I2C1_SDA
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
54
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
55
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
56
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
57 SOFTWARE PROJECT
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
58
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
59 Project Settings :
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
60 Project Name : OSTC4 CPU2 F411
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
61 Project Folder : C:\workspaces\ARM_M4\OSTC4\OSTC4smallCPU
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
62 Toolchain / IDE : MDK-ARM 4.73
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
63 Firmware Package Name and Version : STM32Cube FW_F4 V1.7.0
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
64
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
65
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
66 Code Generation Settings :
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
67 STM32Cube Firmware Library Package : Copy all used libraries into the project folder
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
68 Generate peripheral initialization as a pair of '.c/.h' files per IP : No
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
69 Backup previously generated files when re-generating : No
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
70 Delete previously generated files when not re-generated : Yes
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
71 Set all free pins as analog (to optimize the power consumption) : Yes
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
72
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
73
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
74 Toolchains Settings :
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
75 Compiler Optimizations : Balanced Size/Speed
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
76
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
77
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
78
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
79
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
80
7d1b61176708 Add chip documentations
jDG
parents:
diff changeset
81