|
38
|
1 ;******************** (C) COPYRIGHT 2014 STMicroelectronics ********************
|
|
|
2 ;* File Name : startup_stm32f415xx.s
|
|
|
3 ;* Author : MCD Application Team
|
|
|
4 ;* Version : V2.2.0
|
|
|
5 ;* Date : 15-December-2014
|
|
|
6 ;* Description : STM32F415xx devices vector table for MDK-ARM toolchain.
|
|
|
7 ;* This module performs:
|
|
|
8 ;* - Set the initial SP
|
|
|
9 ;* - Set the initial PC == Reset_Handler
|
|
|
10 ;* - Set the vector table entries with the exceptions ISR address
|
|
|
11 ;* - Branches to __main in the C library (which eventually
|
|
|
12 ;* calls main()).
|
|
|
13 ;* After Reset the CortexM4 processor is in Thread mode,
|
|
|
14 ;* priority is Privileged, and the Stack is set to Main.
|
|
|
15 ;* <<< Use Configuration Wizard in Context Menu >>>
|
|
|
16 ;*******************************************************************************
|
|
|
17 ;
|
|
|
18 ;* Redistribution and use in source and binary forms, with or without modification,
|
|
|
19 ;* are permitted provided that the following conditions are met:
|
|
|
20 ;* 1. Redistributions of source code must retain the above copyright notice,
|
|
|
21 ;* this list of conditions and the following disclaimer.
|
|
|
22 ;* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
|
23 ;* this list of conditions and the following disclaimer in the documentation
|
|
|
24 ;* and/or other materials provided with the distribution.
|
|
|
25 ;* 3. Neither the name of STMicroelectronics nor the names of its contributors
|
|
|
26 ;* may be used to endorse or promote products derived from this software
|
|
|
27 ;* without specific prior written permission.
|
|
|
28 ;*
|
|
|
29 ;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
|
30 ;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
31 ;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
|
32 ;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
|
|
33 ;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
34 ;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
|
35 ;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
|
|
36 ;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
|
|
37 ;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
38 ;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
39 ;
|
|
|
40 ;*******************************************************************************
|
|
|
41
|
|
|
42 ; Amount of memory (in bytes) allocated for Stack
|
|
|
43 ; Tailor this value to your application needs
|
|
|
44 ; <h> Stack Configuration
|
|
|
45 ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
|
46 ; </h>
|
|
|
47
|
|
|
48 Stack_Size EQU 0x00000400
|
|
|
49
|
|
|
50 AREA STACK, NOINIT, READWRITE, ALIGN=3
|
|
|
51 Stack_Mem SPACE Stack_Size
|
|
|
52 __initial_sp
|
|
|
53
|
|
|
54
|
|
|
55 ; <h> Heap Configuration
|
|
|
56 ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
|
57 ; </h>
|
|
|
58
|
|
|
59 Heap_Size EQU 0x00000200
|
|
|
60
|
|
|
61 AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
|
|
62 __heap_base
|
|
|
63 Heap_Mem SPACE Heap_Size
|
|
|
64 __heap_limit
|
|
|
65
|
|
|
66 PRESERVE8
|
|
|
67 THUMB
|
|
|
68
|
|
|
69
|
|
|
70 ; Vector Table Mapped to Address 0 at Reset
|
|
|
71 AREA RESET, DATA, READONLY
|
|
|
72 EXPORT __Vectors
|
|
|
73 EXPORT __Vectors_End
|
|
|
74 EXPORT __Vectors_Size
|
|
|
75
|
|
|
76 __Vectors DCD __initial_sp ; Top of Stack
|
|
|
77 DCD Reset_Handler ; Reset Handler
|
|
|
78 DCD NMI_Handler ; NMI Handler
|
|
|
79 DCD HardFault_Handler ; Hard Fault Handler
|
|
|
80 DCD MemManage_Handler ; MPU Fault Handler
|
|
|
81 DCD BusFault_Handler ; Bus Fault Handler
|
|
|
82 DCD UsageFault_Handler ; Usage Fault Handler
|
|
|
83 DCD 0 ; Reserved
|
|
|
84 DCD 0 ; Reserved
|
|
|
85 DCD 0 ; Reserved
|
|
|
86 DCD 0 ; Reserved
|
|
|
87 DCD SVC_Handler ; SVCall Handler
|
|
|
88 DCD DebugMon_Handler ; Debug Monitor Handler
|
|
|
89 DCD 0 ; Reserved
|
|
|
90 DCD PendSV_Handler ; PendSV Handler
|
|
|
91 DCD SysTick_Handler ; SysTick Handler
|
|
|
92
|
|
|
93 ; External Interrupts
|
|
|
94 DCD WWDG_IRQHandler ; Window WatchDog
|
|
|
95 DCD PVD_IRQHandler ; PVD through EXTI Line detection
|
|
|
96 DCD TAMP_STAMP_IRQHandler ; Tamper and TimeStamps through the EXTI line
|
|
|
97 DCD RTC_WKUP_IRQHandler ; RTC Wakeup through the EXTI line
|
|
|
98 DCD FLASH_IRQHandler ; FLASH
|
|
|
99 DCD RCC_IRQHandler ; RCC
|
|
|
100 DCD EXTI0_IRQHandler ; EXTI Line0
|
|
|
101 DCD EXTI1_IRQHandler ; EXTI Line1
|
|
|
102 DCD EXTI2_IRQHandler ; EXTI Line2
|
|
|
103 DCD EXTI3_IRQHandler ; EXTI Line3
|
|
|
104 DCD EXTI4_IRQHandler ; EXTI Line4
|
|
|
105 DCD DMA1_Stream0_IRQHandler ; DMA1 Stream 0
|
|
|
106 DCD DMA1_Stream1_IRQHandler ; DMA1 Stream 1
|
|
|
107 DCD DMA1_Stream2_IRQHandler ; DMA1 Stream 2
|
|
|
108 DCD DMA1_Stream3_IRQHandler ; DMA1 Stream 3
|
|
|
109 DCD DMA1_Stream4_IRQHandler ; DMA1 Stream 4
|
|
|
110 DCD DMA1_Stream5_IRQHandler ; DMA1 Stream 5
|
|
|
111 DCD DMA1_Stream6_IRQHandler ; DMA1 Stream 6
|
|
|
112 DCD ADC_IRQHandler ; ADC1, ADC2 and ADC3s
|
|
|
113 DCD CAN1_TX_IRQHandler ; CAN1 TX
|
|
|
114 DCD CAN1_RX0_IRQHandler ; CAN1 RX0
|
|
|
115 DCD CAN1_RX1_IRQHandler ; CAN1 RX1
|
|
|
116 DCD CAN1_SCE_IRQHandler ; CAN1 SCE
|
|
|
117 DCD EXTI9_5_IRQHandler ; External Line[9:5]s
|
|
|
118 DCD TIM1_BRK_TIM9_IRQHandler ; TIM1 Break and TIM9
|
|
|
119 DCD TIM1_UP_TIM10_IRQHandler ; TIM1 Update and TIM10
|
|
|
120 DCD TIM1_TRG_COM_TIM11_IRQHandler ; TIM1 Trigger and Commutation and TIM11
|
|
|
121 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
|
|
|
122 DCD TIM2_IRQHandler ; TIM2
|
|
|
123 DCD TIM3_IRQHandler ; TIM3
|
|
|
124 DCD TIM4_IRQHandler ; TIM4
|
|
|
125 DCD I2C1_EV_IRQHandler ; I2C1 Event
|
|
|
126 DCD I2C1_ER_IRQHandler ; I2C1 Error
|
|
|
127 DCD I2C2_EV_IRQHandler ; I2C2 Event
|
|
|
128 DCD I2C2_ER_IRQHandler ; I2C2 Error
|
|
|
129 DCD SPI1_IRQHandler ; SPI1
|
|
|
130 DCD SPI2_IRQHandler ; SPI2
|
|
|
131 DCD USART1_IRQHandler ; USART1
|
|
|
132 DCD USART2_IRQHandler ; USART2
|
|
|
133 DCD USART3_IRQHandler ; USART3
|
|
|
134 DCD EXTI15_10_IRQHandler ; External Line[15:10]s
|
|
|
135 DCD RTC_Alarm_IRQHandler ; RTC Alarm (A and B) through EXTI Line
|
|
|
136 DCD OTG_FS_WKUP_IRQHandler ; USB OTG FS Wakeup through EXTI line
|
|
|
137 DCD TIM8_BRK_TIM12_IRQHandler ; TIM8 Break and TIM12
|
|
|
138 DCD TIM8_UP_TIM13_IRQHandler ; TIM8 Update and TIM13
|
|
|
139 DCD TIM8_TRG_COM_TIM14_IRQHandler ; TIM8 Trigger and Commutation and TIM14
|
|
|
140 DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
|
|
|
141 DCD DMA1_Stream7_IRQHandler ; DMA1 Stream7
|
|
|
142 DCD FMC_IRQHandler ; FMC
|
|
|
143 DCD SDIO_IRQHandler ; SDIO
|
|
|
144 DCD TIM5_IRQHandler ; TIM5
|
|
|
145 DCD SPI3_IRQHandler ; SPI3
|
|
|
146 DCD UART4_IRQHandler ; UART4
|
|
|
147 DCD UART5_IRQHandler ; UART5
|
|
|
148 DCD TIM6_DAC_IRQHandler ; TIM6 and DAC1&2 underrun errors
|
|
|
149 DCD TIM7_IRQHandler ; TIM7
|
|
|
150 DCD DMA2_Stream0_IRQHandler ; DMA2 Stream 0
|
|
|
151 DCD DMA2_Stream1_IRQHandler ; DMA2 Stream 1
|
|
|
152 DCD DMA2_Stream2_IRQHandler ; DMA2 Stream 2
|
|
|
153 DCD DMA2_Stream3_IRQHandler ; DMA2 Stream 3
|
|
|
154 DCD DMA2_Stream4_IRQHandler ; DMA2 Stream 4
|
|
|
155 DCD 0 ; Reserved
|
|
|
156 DCD 0 ; Reserved
|
|
|
157 DCD CAN2_TX_IRQHandler ; CAN2 TX
|
|
|
158 DCD CAN2_RX0_IRQHandler ; CAN2 RX0
|
|
|
159 DCD CAN2_RX1_IRQHandler ; CAN2 RX1
|
|
|
160 DCD CAN2_SCE_IRQHandler ; CAN2 SCE
|
|
|
161 DCD OTG_FS_IRQHandler ; USB OTG FS
|
|
|
162 DCD DMA2_Stream5_IRQHandler ; DMA2 Stream 5
|
|
|
163 DCD DMA2_Stream6_IRQHandler ; DMA2 Stream 6
|
|
|
164 DCD DMA2_Stream7_IRQHandler ; DMA2 Stream 7
|
|
|
165 DCD USART6_IRQHandler ; USART6
|
|
|
166 DCD I2C3_EV_IRQHandler ; I2C3 event
|
|
|
167 DCD I2C3_ER_IRQHandler ; I2C3 error
|
|
|
168 DCD OTG_HS_EP1_OUT_IRQHandler ; USB OTG HS End Point 1 Out
|
|
|
169 DCD OTG_HS_EP1_IN_IRQHandler ; USB OTG HS End Point 1 In
|
|
|
170 DCD OTG_HS_WKUP_IRQHandler ; USB OTG HS Wakeup through EXTI
|
|
|
171 DCD OTG_HS_IRQHandler ; USB OTG HS
|
|
|
172 DCD 0 ; Reserved
|
|
|
173 DCD CRYP_IRQHandler ; CRYPTO
|
|
|
174 DCD HASH_RNG_IRQHandler ; Hash and Rng
|
|
|
175 DCD FPU_IRQHandler ; FPU
|
|
|
176
|
|
|
177
|
|
|
178 __Vectors_End
|
|
|
179
|
|
|
180 __Vectors_Size EQU __Vectors_End - __Vectors
|
|
|
181
|
|
|
182 AREA |.text|, CODE, READONLY
|
|
|
183
|
|
|
184 ; Reset handler
|
|
|
185 Reset_Handler PROC
|
|
|
186 EXPORT Reset_Handler [WEAK]
|
|
|
187 IMPORT SystemInit
|
|
|
188 IMPORT __main
|
|
|
189
|
|
|
190 LDR R0, =SystemInit
|
|
|
191 BLX R0
|
|
|
192 LDR R0, =__main
|
|
|
193 BX R0
|
|
|
194 ENDP
|
|
|
195
|
|
|
196 ; Dummy Exception Handlers (infinite loops which can be modified)
|
|
|
197
|
|
|
198 NMI_Handler PROC
|
|
|
199 EXPORT NMI_Handler [WEAK]
|
|
|
200 B .
|
|
|
201 ENDP
|
|
|
202 HardFault_Handler\
|
|
|
203 PROC
|
|
|
204 EXPORT HardFault_Handler [WEAK]
|
|
|
205 B .
|
|
|
206 ENDP
|
|
|
207 MemManage_Handler\
|
|
|
208 PROC
|
|
|
209 EXPORT MemManage_Handler [WEAK]
|
|
|
210 B .
|
|
|
211 ENDP
|
|
|
212 BusFault_Handler\
|
|
|
213 PROC
|
|
|
214 EXPORT BusFault_Handler [WEAK]
|
|
|
215 B .
|
|
|
216 ENDP
|
|
|
217 UsageFault_Handler\
|
|
|
218 PROC
|
|
|
219 EXPORT UsageFault_Handler [WEAK]
|
|
|
220 B .
|
|
|
221 ENDP
|
|
|
222 SVC_Handler PROC
|
|
|
223 EXPORT SVC_Handler [WEAK]
|
|
|
224 B .
|
|
|
225 ENDP
|
|
|
226 DebugMon_Handler\
|
|
|
227 PROC
|
|
|
228 EXPORT DebugMon_Handler [WEAK]
|
|
|
229 B .
|
|
|
230 ENDP
|
|
|
231 PendSV_Handler PROC
|
|
|
232 EXPORT PendSV_Handler [WEAK]
|
|
|
233 B .
|
|
|
234 ENDP
|
|
|
235 SysTick_Handler PROC
|
|
|
236 EXPORT SysTick_Handler [WEAK]
|
|
|
237 B .
|
|
|
238 ENDP
|
|
|
239
|
|
|
240 Default_Handler PROC
|
|
|
241
|
|
|
242 EXPORT WWDG_IRQHandler [WEAK]
|
|
|
243 EXPORT PVD_IRQHandler [WEAK]
|
|
|
244 EXPORT TAMP_STAMP_IRQHandler [WEAK]
|
|
|
245 EXPORT RTC_WKUP_IRQHandler [WEAK]
|
|
|
246 EXPORT FLASH_IRQHandler [WEAK]
|
|
|
247 EXPORT RCC_IRQHandler [WEAK]
|
|
|
248 EXPORT EXTI0_IRQHandler [WEAK]
|
|
|
249 EXPORT EXTI1_IRQHandler [WEAK]
|
|
|
250 EXPORT EXTI2_IRQHandler [WEAK]
|
|
|
251 EXPORT EXTI3_IRQHandler [WEAK]
|
|
|
252 EXPORT EXTI4_IRQHandler [WEAK]
|
|
|
253 EXPORT DMA1_Stream0_IRQHandler [WEAK]
|
|
|
254 EXPORT DMA1_Stream1_IRQHandler [WEAK]
|
|
|
255 EXPORT DMA1_Stream2_IRQHandler [WEAK]
|
|
|
256 EXPORT DMA1_Stream3_IRQHandler [WEAK]
|
|
|
257 EXPORT DMA1_Stream4_IRQHandler [WEAK]
|
|
|
258 EXPORT DMA1_Stream5_IRQHandler [WEAK]
|
|
|
259 EXPORT DMA1_Stream6_IRQHandler [WEAK]
|
|
|
260 EXPORT ADC_IRQHandler [WEAK]
|
|
|
261 EXPORT CAN1_TX_IRQHandler [WEAK]
|
|
|
262 EXPORT CAN1_RX0_IRQHandler [WEAK]
|
|
|
263 EXPORT CAN1_RX1_IRQHandler [WEAK]
|
|
|
264 EXPORT CAN1_SCE_IRQHandler [WEAK]
|
|
|
265 EXPORT EXTI9_5_IRQHandler [WEAK]
|
|
|
266 EXPORT TIM1_BRK_TIM9_IRQHandler [WEAK]
|
|
|
267 EXPORT TIM1_UP_TIM10_IRQHandler [WEAK]
|
|
|
268 EXPORT TIM1_TRG_COM_TIM11_IRQHandler [WEAK]
|
|
|
269 EXPORT TIM1_CC_IRQHandler [WEAK]
|
|
|
270 EXPORT TIM2_IRQHandler [WEAK]
|
|
|
271 EXPORT TIM3_IRQHandler [WEAK]
|
|
|
272 EXPORT TIM4_IRQHandler [WEAK]
|
|
|
273 EXPORT I2C1_EV_IRQHandler [WEAK]
|
|
|
274 EXPORT I2C1_ER_IRQHandler [WEAK]
|
|
|
275 EXPORT I2C2_EV_IRQHandler [WEAK]
|
|
|
276 EXPORT I2C2_ER_IRQHandler [WEAK]
|
|
|
277 EXPORT SPI1_IRQHandler [WEAK]
|
|
|
278 EXPORT SPI2_IRQHandler [WEAK]
|
|
|
279 EXPORT USART1_IRQHandler [WEAK]
|
|
|
280 EXPORT USART2_IRQHandler [WEAK]
|
|
|
281 EXPORT USART3_IRQHandler [WEAK]
|
|
|
282 EXPORT EXTI15_10_IRQHandler [WEAK]
|
|
|
283 EXPORT RTC_Alarm_IRQHandler [WEAK]
|
|
|
284 EXPORT OTG_FS_WKUP_IRQHandler [WEAK]
|
|
|
285 EXPORT TIM8_BRK_TIM12_IRQHandler [WEAK]
|
|
|
286 EXPORT TIM8_UP_TIM13_IRQHandler [WEAK]
|
|
|
287 EXPORT TIM8_TRG_COM_TIM14_IRQHandler [WEAK]
|
|
|
288 EXPORT TIM8_CC_IRQHandler [WEAK]
|
|
|
289 EXPORT DMA1_Stream7_IRQHandler [WEAK]
|
|
|
290 EXPORT FMC_IRQHandler [WEAK]
|
|
|
291 EXPORT SDIO_IRQHandler [WEAK]
|
|
|
292 EXPORT TIM5_IRQHandler [WEAK]
|
|
|
293 EXPORT SPI3_IRQHandler [WEAK]
|
|
|
294 EXPORT UART4_IRQHandler [WEAK]
|
|
|
295 EXPORT UART5_IRQHandler [WEAK]
|
|
|
296 EXPORT TIM6_DAC_IRQHandler [WEAK]
|
|
|
297 EXPORT TIM7_IRQHandler [WEAK]
|
|
|
298 EXPORT DMA2_Stream0_IRQHandler [WEAK]
|
|
|
299 EXPORT DMA2_Stream1_IRQHandler [WEAK]
|
|
|
300 EXPORT DMA2_Stream2_IRQHandler [WEAK]
|
|
|
301 EXPORT DMA2_Stream3_IRQHandler [WEAK]
|
|
|
302 EXPORT DMA2_Stream4_IRQHandler [WEAK]
|
|
|
303 EXPORT CAN2_TX_IRQHandler [WEAK]
|
|
|
304 EXPORT CAN2_RX0_IRQHandler [WEAK]
|
|
|
305 EXPORT CAN2_RX1_IRQHandler [WEAK]
|
|
|
306 EXPORT CAN2_SCE_IRQHandler [WEAK]
|
|
|
307 EXPORT OTG_FS_IRQHandler [WEAK]
|
|
|
308 EXPORT DMA2_Stream5_IRQHandler [WEAK]
|
|
|
309 EXPORT DMA2_Stream6_IRQHandler [WEAK]
|
|
|
310 EXPORT DMA2_Stream7_IRQHandler [WEAK]
|
|
|
311 EXPORT USART6_IRQHandler [WEAK]
|
|
|
312 EXPORT I2C3_EV_IRQHandler [WEAK]
|
|
|
313 EXPORT I2C3_ER_IRQHandler [WEAK]
|
|
|
314 EXPORT OTG_HS_EP1_OUT_IRQHandler [WEAK]
|
|
|
315 EXPORT OTG_HS_EP1_IN_IRQHandler [WEAK]
|
|
|
316 EXPORT OTG_HS_WKUP_IRQHandler [WEAK]
|
|
|
317 EXPORT OTG_HS_IRQHandler [WEAK]
|
|
|
318 EXPORT CRYP_IRQHandler [WEAK]
|
|
|
319 EXPORT HASH_RNG_IRQHandler [WEAK]
|
|
|
320 EXPORT FPU_IRQHandler [WEAK]
|
|
|
321
|
|
|
322 WWDG_IRQHandler
|
|
|
323 PVD_IRQHandler
|
|
|
324 TAMP_STAMP_IRQHandler
|
|
|
325 RTC_WKUP_IRQHandler
|
|
|
326 FLASH_IRQHandler
|
|
|
327 RCC_IRQHandler
|
|
|
328 EXTI0_IRQHandler
|
|
|
329 EXTI1_IRQHandler
|
|
|
330 EXTI2_IRQHandler
|
|
|
331 EXTI3_IRQHandler
|
|
|
332 EXTI4_IRQHandler
|
|
|
333 DMA1_Stream0_IRQHandler
|
|
|
334 DMA1_Stream1_IRQHandler
|
|
|
335 DMA1_Stream2_IRQHandler
|
|
|
336 DMA1_Stream3_IRQHandler
|
|
|
337 DMA1_Stream4_IRQHandler
|
|
|
338 DMA1_Stream5_IRQHandler
|
|
|
339 DMA1_Stream6_IRQHandler
|
|
|
340 ADC_IRQHandler
|
|
|
341 CAN1_TX_IRQHandler
|
|
|
342 CAN1_RX0_IRQHandler
|
|
|
343 CAN1_RX1_IRQHandler
|
|
|
344 CAN1_SCE_IRQHandler
|
|
|
345 EXTI9_5_IRQHandler
|
|
|
346 TIM1_BRK_TIM9_IRQHandler
|
|
|
347 TIM1_UP_TIM10_IRQHandler
|
|
|
348 TIM1_TRG_COM_TIM11_IRQHandler
|
|
|
349 TIM1_CC_IRQHandler
|
|
|
350 TIM2_IRQHandler
|
|
|
351 TIM3_IRQHandler
|
|
|
352 TIM4_IRQHandler
|
|
|
353 I2C1_EV_IRQHandler
|
|
|
354 I2C1_ER_IRQHandler
|
|
|
355 I2C2_EV_IRQHandler
|
|
|
356 I2C2_ER_IRQHandler
|
|
|
357 SPI1_IRQHandler
|
|
|
358 SPI2_IRQHandler
|
|
|
359 USART1_IRQHandler
|
|
|
360 USART2_IRQHandler
|
|
|
361 USART3_IRQHandler
|
|
|
362 EXTI15_10_IRQHandler
|
|
|
363 RTC_Alarm_IRQHandler
|
|
|
364 OTG_FS_WKUP_IRQHandler
|
|
|
365 TIM8_BRK_TIM12_IRQHandler
|
|
|
366 TIM8_UP_TIM13_IRQHandler
|
|
|
367 TIM8_TRG_COM_TIM14_IRQHandler
|
|
|
368 TIM8_CC_IRQHandler
|
|
|
369 DMA1_Stream7_IRQHandler
|
|
|
370 FMC_IRQHandler
|
|
|
371 SDIO_IRQHandler
|
|
|
372 TIM5_IRQHandler
|
|
|
373 SPI3_IRQHandler
|
|
|
374 UART4_IRQHandler
|
|
|
375 UART5_IRQHandler
|
|
|
376 TIM6_DAC_IRQHandler
|
|
|
377 TIM7_IRQHandler
|
|
|
378 DMA2_Stream0_IRQHandler
|
|
|
379 DMA2_Stream1_IRQHandler
|
|
|
380 DMA2_Stream2_IRQHandler
|
|
|
381 DMA2_Stream3_IRQHandler
|
|
|
382 DMA2_Stream4_IRQHandler
|
|
|
383 CAN2_TX_IRQHandler
|
|
|
384 CAN2_RX0_IRQHandler
|
|
|
385 CAN2_RX1_IRQHandler
|
|
|
386 CAN2_SCE_IRQHandler
|
|
|
387 OTG_FS_IRQHandler
|
|
|
388 DMA2_Stream5_IRQHandler
|
|
|
389 DMA2_Stream6_IRQHandler
|
|
|
390 DMA2_Stream7_IRQHandler
|
|
|
391 USART6_IRQHandler
|
|
|
392 I2C3_EV_IRQHandler
|
|
|
393 I2C3_ER_IRQHandler
|
|
|
394 OTG_HS_EP1_OUT_IRQHandler
|
|
|
395 OTG_HS_EP1_IN_IRQHandler
|
|
|
396 OTG_HS_WKUP_IRQHandler
|
|
|
397 OTG_HS_IRQHandler
|
|
|
398 CRYP_IRQHandler
|
|
|
399 HASH_RNG_IRQHandler
|
|
|
400 FPU_IRQHandler
|
|
|
401
|
|
|
402 B .
|
|
|
403
|
|
|
404 ENDP
|
|
|
405
|
|
|
406 ALIGN
|
|
|
407
|
|
|
408 ;*******************************************************************************
|
|
|
409 ; User Stack and Heap initialization
|
|
|
410 ;*******************************************************************************
|
|
|
411 IF :DEF:__MICROLIB
|
|
|
412
|
|
|
413 EXPORT __initial_sp
|
|
|
414 EXPORT __heap_base
|
|
|
415 EXPORT __heap_limit
|
|
|
416
|
|
|
417 ELSE
|
|
|
418
|
|
|
419 IMPORT __use_two_region_memory
|
|
|
420 EXPORT __user_initial_stackheap
|
|
|
421
|
|
|
422 __user_initial_stackheap
|
|
|
423
|
|
|
424 LDR R0, = Heap_Mem
|
|
|
425 LDR R1, =(Stack_Mem + Stack_Size)
|
|
|
426 LDR R2, = (Heap_Mem + Heap_Size)
|
|
|
427 LDR R3, = Stack_Mem
|
|
|
428 BX LR
|
|
|
429
|
|
|
430 ALIGN
|
|
|
431
|
|
|
432 ENDIF
|
|
|
433
|
|
|
434 END
|
|
|
435
|
|
|
436 ;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
|
