annotate Common/Drivers/STM32F4xx_v220/Include/stm32f429xx.h @ 38:5f11787b4f42

include in ostc4 repository
author heinrichsweikamp
date Sat, 28 Apr 2018 11:52:34 +0200
parents
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
38
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2 ******************************************************************************
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3 * @file stm32f429xx.h
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4 * @author MCD Application Team
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5 * @version V2.2.0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6 * @date 15-December-2014
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7 * @brief CMSIS STM32F429xx Device Peripheral Access Layer Header File.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8 *
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9 * This file contains:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
10 * - Data structures and the address mapping for all peripherals
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
11 * - Peripheral's registers declarations and bits definition
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
12 * - Macros to access peripheral’s registers hardware
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
13 *
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
14 ******************************************************************************
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
15 * @attention
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
16 *
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
17 * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
18 *
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
19 * Redistribution and use in source and binary forms, with or without modification,
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
20 * are permitted provided that the following conditions are met:
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
21 * 1. Redistributions of source code must retain the above copyright notice,
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
22 * this list of conditions and the following disclaimer.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
23 * 2. Redistributions in binary form must reproduce the above copyright notice,
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
24 * this list of conditions and the following disclaimer in the documentation
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
25 * and/or other materials provided with the distribution.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
26 * 3. Neither the name of STMicroelectronics nor the names of its contributors
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
27 * may be used to endorse or promote products derived from this software
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
28 * without specific prior written permission.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
29 *
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
30 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
31 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
32 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
33 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
34 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
35 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
36 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
37 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
38 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
39 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
40 *
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
41 ******************************************************************************
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
42 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
43
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
44 /** @addtogroup CMSIS_Device
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
45 * @{
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
46 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
47
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
48 /** @addtogroup stm32f429xx
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
49 * @{
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
50 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
51
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
52 #ifndef __STM32F429xx_H
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
53 #define __STM32F429xx_H
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
54
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
55 #ifdef __cplusplus
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
56 extern "C" {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
57 #endif /* __cplusplus */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
58
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
59 /** @addtogroup Configuration_section_for_CMSIS
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
60 * @{
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
61 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
62
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
63 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
64 * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
65 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
66 #define __CM4_REV 0x0001 /*!< Core revision r0p1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
67 #define __MPU_PRESENT 1 /*!< STM32F4XX provides an MPU */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
68 #define __NVIC_PRIO_BITS 4 /*!< STM32F4XX uses 4 Bits for the Priority Levels */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
69 #define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
70 #define __FPU_PRESENT 1 /*!< FPU present */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
71
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
72 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
73 * @}
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
74 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
75
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
76 /** @addtogroup Peripheral_interrupt_number_definition
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
77 * @{
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
78 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
79
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
80 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
81 * @brief STM32F4XX Interrupt Number Definition, according to the selected device
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
82 * in @ref Library_configuration_section
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
83 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
84 typedef enum
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
85 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
86 /****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
87 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
88 MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
89 BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
90 UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
91 SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
92 DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
93 PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
94 SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
95 /****** STM32 specific Interrupt Numbers **********************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
96 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
97 PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
98 TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
99 RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
100 FLASH_IRQn = 4, /*!< FLASH global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
101 RCC_IRQn = 5, /*!< RCC global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
102 EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
103 EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
104 EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
105 EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
106 EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
107 DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
108 DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
109 DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
110 DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
111 DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
112 DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
113 DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
114 ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
115 CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
116 CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
117 CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
118 CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
119 EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
120 TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
121 TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
122 TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
123 TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
124 TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
125 TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
126 TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
127 I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
128 I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
129 I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
130 I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
131 SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
132 SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
133 USART1_IRQn = 37, /*!< USART1 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
134 USART2_IRQn = 38, /*!< USART2 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
135 USART3_IRQn = 39, /*!< USART3 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
136 EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
137 RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
138 OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
139 TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
140 TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
141 TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
142 TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
143 DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
144 FMC_IRQn = 48, /*!< FMC global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
145 SDIO_IRQn = 49, /*!< SDIO global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
146 TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
147 SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
148 UART4_IRQn = 52, /*!< UART4 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
149 UART5_IRQn = 53, /*!< UART5 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
150 TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
151 TIM7_IRQn = 55, /*!< TIM7 global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
152 DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
153 DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
154 DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
155 DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
156 DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
157 ETH_IRQn = 61, /*!< Ethernet global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
158 ETH_WKUP_IRQn = 62, /*!< Ethernet Wakeup through EXTI line Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
159 CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
160 CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
161 CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
162 CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
163 OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
164 DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
165 DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
166 DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
167 USART6_IRQn = 71, /*!< USART6 global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
168 I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
169 I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
170 OTG_HS_EP1_OUT_IRQn = 74, /*!< USB OTG HS End Point 1 Out global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
171 OTG_HS_EP1_IN_IRQn = 75, /*!< USB OTG HS End Point 1 In global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
172 OTG_HS_WKUP_IRQn = 76, /*!< USB OTG HS Wakeup through EXTI interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
173 OTG_HS_IRQn = 77, /*!< USB OTG HS global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
174 DCMI_IRQn = 78, /*!< DCMI global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
175 HASH_RNG_IRQn = 80, /*!< Hash and RNG global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
176 FPU_IRQn = 81, /*!< FPU global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
177 UART7_IRQn = 82, /*!< UART7 global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
178 UART8_IRQn = 83, /*!< UART8 global interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
179 SPI4_IRQn = 84, /*!< SPI4 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
180 SPI5_IRQn = 85, /*!< SPI5 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
181 SPI6_IRQn = 86, /*!< SPI6 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
182 SAI1_IRQn = 87, /*!< SAI1 global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
183 LTDC_IRQn = 88, /*!< LTDC global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
184 LTDC_ER_IRQn = 89, /*!< LTDC Error global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
185 DMA2D_IRQn = 90 /*!< DMA2D global Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
186 } IRQn_Type;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
187
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
188 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
189 * @}
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
190 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
191
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
192 #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
193 #include "system_stm32f4xx.h"
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
194 #include <stdint.h>
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
195
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
196 /** @addtogroup Peripheral_registers_structures
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
197 * @{
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
198 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
199
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
200 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
201 * @brief Analog to Digital Converter
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
202 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
203
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
204 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
205 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
206 __IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
207 __IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
208 __IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
209 __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
210 __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
211 __IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
212 __IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
213 __IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
214 __IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
215 __IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
216 __IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
217 __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
218 __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
219 __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
220 __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
221 __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
222 __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
223 __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
224 __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
225 __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
226 } ADC_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
227
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
228 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
229 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
230 __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
231 __IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
232 __IO uint32_t CDR; /*!< ADC common regular data register for dual
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
233 AND triple modes, Address offset: ADC1 base address + 0x308 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
234 } ADC_Common_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
235
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
236
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
237 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
238 * @brief Controller Area Network TxMailBox
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
239 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
240
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
241 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
242 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
243 __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
244 __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
245 __IO uint32_t TDLR; /*!< CAN mailbox data low register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
246 __IO uint32_t TDHR; /*!< CAN mailbox data high register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
247 } CAN_TxMailBox_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
248
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
249 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
250 * @brief Controller Area Network FIFOMailBox
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
251 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
252
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
253 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
254 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
255 __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
256 __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
257 __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
258 __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
259 } CAN_FIFOMailBox_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
260
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
261 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
262 * @brief Controller Area Network FilterRegister
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
263 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
264
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
265 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
266 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
267 __IO uint32_t FR1; /*!< CAN Filter bank register 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
268 __IO uint32_t FR2; /*!< CAN Filter bank register 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
269 } CAN_FilterRegister_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
270
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
271 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
272 * @brief Controller Area Network
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
273 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
274
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
275 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
276 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
277 __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
278 __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
279 __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
280 __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
281 __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
282 __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
283 __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
284 __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
285 uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
286 CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
287 CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
288 uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
289 __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
290 __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
291 uint32_t RESERVED2; /*!< Reserved, 0x208 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
292 __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
293 uint32_t RESERVED3; /*!< Reserved, 0x210 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
294 __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
295 uint32_t RESERVED4; /*!< Reserved, 0x218 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
296 __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
297 uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
298 CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
299 } CAN_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
300
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
301 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
302 * @brief CRC calculation unit
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
303 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
304
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
305 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
306 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
307 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
308 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
309 uint8_t RESERVED0; /*!< Reserved, 0x05 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
310 uint16_t RESERVED1; /*!< Reserved, 0x06 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
311 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
312 } CRC_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
313
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
314 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
315 * @brief Digital to Analog Converter
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
316 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
317
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
318 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
319 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
320 __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
321 __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
322 __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
323 __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
324 __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
325 __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
326 __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
327 __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
328 __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
329 __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
330 __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
331 __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
332 __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
333 __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
334 } DAC_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
335
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
336 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
337 * @brief Debug MCU
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
338 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
339
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
340 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
341 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
342 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
343 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
344 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
345 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
346 }DBGMCU_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
347
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
348 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
349 * @brief DCMI
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
350 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
351
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
352 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
353 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
354 __IO uint32_t CR; /*!< DCMI control register 1, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
355 __IO uint32_t SR; /*!< DCMI status register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
356 __IO uint32_t RISR; /*!< DCMI raw interrupt status register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
357 __IO uint32_t IER; /*!< DCMI interrupt enable register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
358 __IO uint32_t MISR; /*!< DCMI masked interrupt status register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
359 __IO uint32_t ICR; /*!< DCMI interrupt clear register, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
360 __IO uint32_t ESCR; /*!< DCMI embedded synchronization code register, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
361 __IO uint32_t ESUR; /*!< DCMI embedded synchronization unmask register, Address offset: 0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
362 __IO uint32_t CWSTRTR; /*!< DCMI crop window start, Address offset: 0x20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
363 __IO uint32_t CWSIZER; /*!< DCMI crop window size, Address offset: 0x24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
364 __IO uint32_t DR; /*!< DCMI data register, Address offset: 0x28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
365 } DCMI_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
366
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
367 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
368 * @brief DMA Controller
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
369 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
370
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
371 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
372 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
373 __IO uint32_t CR; /*!< DMA stream x configuration register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
374 __IO uint32_t NDTR; /*!< DMA stream x number of data register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
375 __IO uint32_t PAR; /*!< DMA stream x peripheral address register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
376 __IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
377 __IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
378 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
379 } DMA_Stream_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
380
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
381 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
382 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
383 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
384 __IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
385 __IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
386 __IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
387 } DMA_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
388
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
389 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
390 * @brief DMA2D Controller
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
391 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
392
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
393 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
394 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
395 __IO uint32_t CR; /*!< DMA2D Control Register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
396 __IO uint32_t ISR; /*!< DMA2D Interrupt Status Register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
397 __IO uint32_t IFCR; /*!< DMA2D Interrupt Flag Clear Register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
398 __IO uint32_t FGMAR; /*!< DMA2D Foreground Memory Address Register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
399 __IO uint32_t FGOR; /*!< DMA2D Foreground Offset Register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
400 __IO uint32_t BGMAR; /*!< DMA2D Background Memory Address Register, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
401 __IO uint32_t BGOR; /*!< DMA2D Background Offset Register, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
402 __IO uint32_t FGPFCCR; /*!< DMA2D Foreground PFC Control Register, Address offset: 0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
403 __IO uint32_t FGCOLR; /*!< DMA2D Foreground Color Register, Address offset: 0x20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
404 __IO uint32_t BGPFCCR; /*!< DMA2D Background PFC Control Register, Address offset: 0x24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
405 __IO uint32_t BGCOLR; /*!< DMA2D Background Color Register, Address offset: 0x28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
406 __IO uint32_t FGCMAR; /*!< DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
407 __IO uint32_t BGCMAR; /*!< DMA2D Background CLUT Memory Address Register, Address offset: 0x30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
408 __IO uint32_t OPFCCR; /*!< DMA2D Output PFC Control Register, Address offset: 0x34 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
409 __IO uint32_t OCOLR; /*!< DMA2D Output Color Register, Address offset: 0x38 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
410 __IO uint32_t OMAR; /*!< DMA2D Output Memory Address Register, Address offset: 0x3C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
411 __IO uint32_t OOR; /*!< DMA2D Output Offset Register, Address offset: 0x40 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
412 __IO uint32_t NLR; /*!< DMA2D Number of Line Register, Address offset: 0x44 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
413 __IO uint32_t LWR; /*!< DMA2D Line Watermark Register, Address offset: 0x48 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
414 __IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
415 uint32_t RESERVED[236]; /*!< Reserved, 0x50-0x3FF */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
416 __IO uint32_t FGCLUT[256]; /*!< DMA2D Foreground CLUT, Address offset:400-7FF */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
417 __IO uint32_t BGCLUT[256]; /*!< DMA2D Background CLUT, Address offset:800-BFF */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
418 } DMA2D_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
419
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
420 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
421 * @brief Ethernet MAC
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
422 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
423
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
424 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
425 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
426 __IO uint32_t MACCR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
427 __IO uint32_t MACFFR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
428 __IO uint32_t MACHTHR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
429 __IO uint32_t MACHTLR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
430 __IO uint32_t MACMIIAR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
431 __IO uint32_t MACMIIDR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
432 __IO uint32_t MACFCR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
433 __IO uint32_t MACVLANTR; /* 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
434 uint32_t RESERVED0[2];
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
435 __IO uint32_t MACRWUFFR; /* 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
436 __IO uint32_t MACPMTCSR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
437 uint32_t RESERVED1[2];
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
438 __IO uint32_t MACSR; /* 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
439 __IO uint32_t MACIMR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
440 __IO uint32_t MACA0HR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
441 __IO uint32_t MACA0LR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
442 __IO uint32_t MACA1HR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
443 __IO uint32_t MACA1LR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
444 __IO uint32_t MACA2HR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
445 __IO uint32_t MACA2LR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
446 __IO uint32_t MACA3HR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
447 __IO uint32_t MACA3LR; /* 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
448 uint32_t RESERVED2[40];
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
449 __IO uint32_t MMCCR; /* 65 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
450 __IO uint32_t MMCRIR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
451 __IO uint32_t MMCTIR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
452 __IO uint32_t MMCRIMR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
453 __IO uint32_t MMCTIMR; /* 69 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
454 uint32_t RESERVED3[14];
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
455 __IO uint32_t MMCTGFSCCR; /* 84 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
456 __IO uint32_t MMCTGFMSCCR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
457 uint32_t RESERVED4[5];
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
458 __IO uint32_t MMCTGFCR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
459 uint32_t RESERVED5[10];
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
460 __IO uint32_t MMCRFCECR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
461 __IO uint32_t MMCRFAECR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
462 uint32_t RESERVED6[10];
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
463 __IO uint32_t MMCRGUFCR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
464 uint32_t RESERVED7[334];
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
465 __IO uint32_t PTPTSCR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
466 __IO uint32_t PTPSSIR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
467 __IO uint32_t PTPTSHR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
468 __IO uint32_t PTPTSLR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
469 __IO uint32_t PTPTSHUR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
470 __IO uint32_t PTPTSLUR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
471 __IO uint32_t PTPTSAR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
472 __IO uint32_t PTPTTHR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
473 __IO uint32_t PTPTTLR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
474 __IO uint32_t RESERVED8;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
475 __IO uint32_t PTPTSSR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
476 uint32_t RESERVED9[565];
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
477 __IO uint32_t DMABMR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
478 __IO uint32_t DMATPDR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
479 __IO uint32_t DMARPDR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
480 __IO uint32_t DMARDLAR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
481 __IO uint32_t DMATDLAR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
482 __IO uint32_t DMASR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
483 __IO uint32_t DMAOMR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
484 __IO uint32_t DMAIER;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
485 __IO uint32_t DMAMFBOCR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
486 __IO uint32_t DMARSWTR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
487 uint32_t RESERVED10[8];
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
488 __IO uint32_t DMACHTDR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
489 __IO uint32_t DMACHRDR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
490 __IO uint32_t DMACHTBAR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
491 __IO uint32_t DMACHRBAR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
492 } ETH_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
493
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
494 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
495 * @brief External Interrupt/Event Controller
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
496 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
497
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
498 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
499 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
500 __IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
501 __IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
502 __IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
503 __IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
504 __IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
505 __IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
506 } EXTI_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
507
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
508 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
509 * @brief FLASH Registers
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
510 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
511
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
512 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
513 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
514 __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
515 __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
516 __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
517 __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
518 __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
519 __IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
520 __IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
521 } FLASH_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
522
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
523 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
524 * @brief Flexible Memory Controller
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
525 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
526
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
527 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
528 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
529 __IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
530 } FMC_Bank1_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
531
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
532 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
533 * @brief Flexible Memory Controller Bank1E
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
534 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
535
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
536 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
537 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
538 __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
539 } FMC_Bank1E_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
540
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
541 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
542 * @brief Flexible Memory Controller Bank2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
543 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
544
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
545 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
546 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
547 __IO uint32_t PCR2; /*!< NAND Flash control register 2, Address offset: 0x60 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
548 __IO uint32_t SR2; /*!< NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
549 __IO uint32_t PMEM2; /*!< NAND Flash Common memory space timing register 2, Address offset: 0x68 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
550 __IO uint32_t PATT2; /*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
551 uint32_t RESERVED0; /*!< Reserved, 0x70 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
552 __IO uint32_t ECCR2; /*!< NAND Flash ECC result registers 2, Address offset: 0x74 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
553 uint32_t RESERVED1; /*!< Reserved, 0x78 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
554 uint32_t RESERVED2; /*!< Reserved, 0x7C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
555 __IO uint32_t PCR3; /*!< NAND Flash control register 3, Address offset: 0x80 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
556 __IO uint32_t SR3; /*!< NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
557 __IO uint32_t PMEM3; /*!< NAND Flash Common memory space timing register 3, Address offset: 0x88 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
558 __IO uint32_t PATT3; /*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
559 uint32_t RESERVED3; /*!< Reserved, 0x90 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
560 __IO uint32_t ECCR3; /*!< NAND Flash ECC result registers 3, Address offset: 0x94 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
561 } FMC_Bank2_3_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
562
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
563 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
564 * @brief Flexible Memory Controller Bank4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
565 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
566
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
567 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
568 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
569 __IO uint32_t PCR4; /*!< PC Card control register 4, Address offset: 0xA0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
570 __IO uint32_t SR4; /*!< PC Card FIFO status and interrupt register 4, Address offset: 0xA4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
571 __IO uint32_t PMEM4; /*!< PC Card Common memory space timing register 4, Address offset: 0xA8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
572 __IO uint32_t PATT4; /*!< PC Card Attribute memory space timing register 4, Address offset: 0xAC */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
573 __IO uint32_t PIO4; /*!< PC Card I/O space timing register 4, Address offset: 0xB0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
574 } FMC_Bank4_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
575
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
576 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
577 * @brief Flexible Memory Controller Bank5_6
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
578 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
579
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
580 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
581 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
582 __IO uint32_t SDCR[2]; /*!< SDRAM Control registers , Address offset: 0x140-0x144 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
583 __IO uint32_t SDTR[2]; /*!< SDRAM Timing registers , Address offset: 0x148-0x14C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
584 __IO uint32_t SDCMR; /*!< SDRAM Command Mode register, Address offset: 0x150 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
585 __IO uint32_t SDRTR; /*!< SDRAM Refresh Timer register, Address offset: 0x154 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
586 __IO uint32_t SDSR; /*!< SDRAM Status register, Address offset: 0x158 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
587 } FMC_Bank5_6_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
588
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
589 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
590 * @brief General Purpose I/O
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
591 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
592
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
593 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
594 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
595 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
596 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
597 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
598 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
599 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
600 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
601 __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
602 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
603 __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
604 } GPIO_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
605
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
606 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
607 * @brief System configuration controller
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
608 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
609
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
610 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
611 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
612 __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
613 __IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
614 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
615 uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
616 __IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
617 } SYSCFG_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
618
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
619 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
620 * @brief Inter-integrated Circuit Interface
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
621 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
622
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
623 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
624 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
625 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
626 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
627 __IO uint32_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
628 __IO uint32_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
629 __IO uint32_t DR; /*!< I2C Data register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
630 __IO uint32_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
631 __IO uint32_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
632 __IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
633 __IO uint32_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
634 __IO uint32_t FLTR; /*!< I2C FLTR register, Address offset: 0x24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
635 } I2C_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
636
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
637 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
638 * @brief Independent WATCHDOG
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
639 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
640
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
641 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
642 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
643 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
644 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
645 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
646 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
647 } IWDG_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
648
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
649 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
650 * @brief LCD-TFT Display Controller
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
651 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
652
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
653 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
654 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
655 uint32_t RESERVED0[2]; /*!< Reserved, 0x00-0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
656 __IO uint32_t SSCR; /*!< LTDC Synchronization Size Configuration Register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
657 __IO uint32_t BPCR; /*!< LTDC Back Porch Configuration Register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
658 __IO uint32_t AWCR; /*!< LTDC Active Width Configuration Register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
659 __IO uint32_t TWCR; /*!< LTDC Total Width Configuration Register, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
660 __IO uint32_t GCR; /*!< LTDC Global Control Register, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
661 uint32_t RESERVED1[2]; /*!< Reserved, 0x1C-0x20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
662 __IO uint32_t SRCR; /*!< LTDC Shadow Reload Configuration Register, Address offset: 0x24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
663 uint32_t RESERVED2[1]; /*!< Reserved, 0x28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
664 __IO uint32_t BCCR; /*!< LTDC Background Color Configuration Register, Address offset: 0x2C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
665 uint32_t RESERVED3[1]; /*!< Reserved, 0x30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
666 __IO uint32_t IER; /*!< LTDC Interrupt Enable Register, Address offset: 0x34 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
667 __IO uint32_t ISR; /*!< LTDC Interrupt Status Register, Address offset: 0x38 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
668 __IO uint32_t ICR; /*!< LTDC Interrupt Clear Register, Address offset: 0x3C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
669 __IO uint32_t LIPCR; /*!< LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
670 __IO uint32_t CPSR; /*!< LTDC Current Position Status Register, Address offset: 0x44 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
671 __IO uint32_t CDSR; /*!< LTDC Current Display Status Register, Address offset: 0x48 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
672 } LTDC_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
673
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
674 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
675 * @brief LCD-TFT Display layer x Controller
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
676 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
677
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
678 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
679 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
680 __IO uint32_t CR; /*!< LTDC Layerx Control Register Address offset: 0x84 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
681 __IO uint32_t WHPCR; /*!< LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
682 __IO uint32_t WVPCR; /*!< LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
683 __IO uint32_t CKCR; /*!< LTDC Layerx Color Keying Configuration Register Address offset: 0x90 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
684 __IO uint32_t PFCR; /*!< LTDC Layerx Pixel Format Configuration Register Address offset: 0x94 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
685 __IO uint32_t CACR; /*!< LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
686 __IO uint32_t DCCR; /*!< LTDC Layerx Default Color Configuration Register Address offset: 0x9C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
687 __IO uint32_t BFCR; /*!< LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
688 uint32_t RESERVED0[2]; /*!< Reserved */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
689 __IO uint32_t CFBAR; /*!< LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
690 __IO uint32_t CFBLR; /*!< LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
691 __IO uint32_t CFBLNR; /*!< LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
692 uint32_t RESERVED1[3]; /*!< Reserved */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
693 __IO uint32_t CLUTWR; /*!< LTDC Layerx CLUT Write Register Address offset: 0x144 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
694
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
695 } LTDC_Layer_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
696
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
697 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
698 * @brief Power Control
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
699 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
700
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
701 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
702 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
703 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
704 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
705 } PWR_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
706
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
707 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
708 * @brief Reset and Clock Control
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
709 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
710
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
711 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
712 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
713 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
714 __IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
715 __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
716 __IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
717 __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
718 __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
719 __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
720 uint32_t RESERVED0; /*!< Reserved, 0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
721 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
722 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
723 uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
724 __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
725 __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
726 __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
727 uint32_t RESERVED2; /*!< Reserved, 0x3C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
728 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
729 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
730 uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
731 __IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
732 __IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
733 __IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
734 uint32_t RESERVED4; /*!< Reserved, 0x5C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
735 __IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
736 __IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
737 uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
738 __IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
739 __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
740 uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
741 __IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
742 __IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
743 __IO uint32_t PLLSAICFGR; /*!< RCC PLLSAI configuration register, Address offset: 0x88 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
744 __IO uint32_t DCKCFGR; /*!< RCC Dedicated Clocks configuration register, Address offset: 0x8C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
745
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
746 } RCC_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
747
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
748 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
749 * @brief Real-Time Clock
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
750 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
751
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
752 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
753 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
754 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
755 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
756 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
757 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
758 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
759 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
760 __IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
761 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
762 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
763 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
764 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
765 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
766 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
767 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
768 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
769 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
770 __IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
771 __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
772 __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
773 uint32_t RESERVED7; /*!< Reserved, 0x4C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
774 __IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
775 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
776 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
777 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
778 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
779 __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
780 __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
781 __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
782 __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
783 __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
784 __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
785 __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
786 __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
787 __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
788 __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
789 __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
790 __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
791 __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
792 __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
793 __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
794 } RTC_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
795
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
796 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
797 * @brief Serial Audio Interface
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
798 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
799
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
800 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
801 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
802 __IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
803 } SAI_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
804
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
805 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
806 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
807 __IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
808 __IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
809 __IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
810 __IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
811 __IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
812 __IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
813 __IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
814 __IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
815 } SAI_Block_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
816
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
817 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
818 * @brief SD host Interface
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
819 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
820
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
821 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
822 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
823 __IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
824 __IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
825 __IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
826 __IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
827 __I uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
828 __I uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
829 __I uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
830 __I uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
831 __I uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
832 __IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
833 __IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
834 __IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
835 __I uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
836 __I uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
837 __IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
838 __IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
839 uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
840 __I uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
841 uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
842 __IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
843 } SDIO_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
844
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
845 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
846 * @brief Serial Peripheral Interface
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
847 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
848
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
849 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
850 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
851 __IO uint32_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
852 __IO uint32_t CR2; /*!< SPI control register 2, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
853 __IO uint32_t SR; /*!< SPI status register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
854 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
855 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
856 __IO uint32_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
857 __IO uint32_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
858 __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
859 __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
860 } SPI_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
861
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
862 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
863 * @brief TIM
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
864 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
865
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
866 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
867 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
868 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
869 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
870 __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
871 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
872 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
873 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
874 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
875 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
876 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
877 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
878 __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
879 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
880 __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
881 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
882 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
883 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
884 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
885 __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
886 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
887 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
888 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
889 } TIM_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
890
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
891 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
892 * @brief Universal Synchronous Asynchronous Receiver Transmitter
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
893 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
894
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
895 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
896 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
897 __IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
898 __IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
899 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
900 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
901 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
902 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
903 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
904 } USART_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
905
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
906 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
907 * @brief Window WATCHDOG
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
908 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
909
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
910 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
911 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
912 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
913 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
914 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
915 } WWDG_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
916
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
917
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
918 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
919 * @brief RNG
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
920 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
921
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
922 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
923 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
924 __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
925 __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
926 __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
927 } RNG_TypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
928
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
929
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
930 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
931 * @brief __USB_OTG_Core_register
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
932 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
933 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
934 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
935 __IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register 000h */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
936 __IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register 004h */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
937 __IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register 008h */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
938 __IO uint32_t GUSBCFG; /*!< Core USB Configuration Register 00Ch */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
939 __IO uint32_t GRSTCTL; /*!< Core Reset Register 010h */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
940 __IO uint32_t GINTSTS; /*!< Core Interrupt Register 014h */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
941 __IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register 018h */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
942 __IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register 01Ch */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
943 __IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register 020h */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
944 __IO uint32_t GRXFSIZ; /* Receive FIFO Size Register 024h */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
945 __IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register 028h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
946 __IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg 02Ch */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
947 uint32_t Reserved30[2]; /* Reserved 030h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
948 __IO uint32_t GCCFG; /* General Purpose IO Register 038h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
949 __IO uint32_t CID; /* User ID Register 03Ch*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
950 uint32_t Reserved40[48]; /* Reserved 040h-0FFh*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
951 __IO uint32_t HPTXFSIZ; /* Host Periodic Tx FIFO Size Reg 100h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
952 __IO uint32_t DIEPTXF[0x0F];/* dev Periodic Transmit FIFO */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
953 }
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
954 USB_OTG_GlobalTypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
955
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
956
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
957 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
958 * @brief __device_Registers
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
959 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
960 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
961 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
962 __IO uint32_t DCFG; /* dev Configuration Register 800h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
963 __IO uint32_t DCTL; /* dev Control Register 804h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
964 __IO uint32_t DSTS; /* dev Status Register (RO) 808h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
965 uint32_t Reserved0C; /* Reserved 80Ch*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
966 __IO uint32_t DIEPMSK; /* dev IN Endpoint Mask 810h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
967 __IO uint32_t DOEPMSK; /* dev OUT Endpoint Mask 814h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
968 __IO uint32_t DAINT; /* dev All Endpoints Itr Reg 818h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
969 __IO uint32_t DAINTMSK; /* dev All Endpoints Itr Mask 81Ch*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
970 uint32_t Reserved20; /* Reserved 820h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
971 uint32_t Reserved9; /* Reserved 824h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
972 __IO uint32_t DVBUSDIS; /* dev VBUS discharge Register 828h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
973 __IO uint32_t DVBUSPULSE; /* dev VBUS Pulse Register 82Ch*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
974 __IO uint32_t DTHRCTL; /* dev thr 830h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
975 __IO uint32_t DIEPEMPMSK; /* dev empty msk 834h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
976 __IO uint32_t DEACHINT; /* dedicated EP interrupt 838h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
977 __IO uint32_t DEACHMSK; /* dedicated EP msk 83Ch*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
978 uint32_t Reserved40; /* dedicated EP mask 840h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
979 __IO uint32_t DINEP1MSK; /* dedicated EP mask 844h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
980 uint32_t Reserved44[15]; /* Reserved 844-87Ch*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
981 __IO uint32_t DOUTEP1MSK; /* dedicated EP msk 884h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
982 }
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
983 USB_OTG_DeviceTypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
984
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
985
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
986 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
987 * @brief __IN_Endpoint-Specific_Register
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
988 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
989 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
990 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
991 __IO uint32_t DIEPCTL; /* dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
992 uint32_t Reserved04; /* Reserved 900h + (ep_num * 20h) + 04h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
993 __IO uint32_t DIEPINT; /* dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
994 uint32_t Reserved0C; /* Reserved 900h + (ep_num * 20h) + 0Ch*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
995 __IO uint32_t DIEPTSIZ; /* IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
996 __IO uint32_t DIEPDMA; /* IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
997 __IO uint32_t DTXFSTS;/*IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
998 uint32_t Reserved18; /* Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
999 }
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1000 USB_OTG_INEndpointTypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1001
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1002
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1003 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1004 * @brief __OUT_Endpoint-Specific_Registers
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1005 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1006 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1007 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1008 __IO uint32_t DOEPCTL; /* dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1009 uint32_t Reserved04; /* Reserved B00h + (ep_num * 20h) + 04h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1010 __IO uint32_t DOEPINT; /* dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1011 uint32_t Reserved0C; /* Reserved B00h + (ep_num * 20h) + 0Ch*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1012 __IO uint32_t DOEPTSIZ; /* dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1013 __IO uint32_t DOEPDMA; /* dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1014 uint32_t Reserved18[2]; /* Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1015 }
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1016 USB_OTG_OUTEndpointTypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1017
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1018
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1019 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1020 * @brief __Host_Mode_Register_Structures
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1021 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1022 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1023 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1024 __IO uint32_t HCFG; /* Host Configuration Register 400h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1025 __IO uint32_t HFIR; /* Host Frame Interval Register 404h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1026 __IO uint32_t HFNUM; /* Host Frame Nbr/Frame Remaining 408h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1027 uint32_t Reserved40C; /* Reserved 40Ch*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1028 __IO uint32_t HPTXSTS; /* Host Periodic Tx FIFO/ Queue Status 410h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1029 __IO uint32_t HAINT; /* Host All Channels Interrupt Register 414h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1030 __IO uint32_t HAINTMSK; /* Host All Channels Interrupt Mask 418h*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1031 }
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1032 USB_OTG_HostTypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1033
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1034 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1035 * @brief __Host_Channel_Specific_Registers
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1036 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1037 typedef struct
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1038 {
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1039 __IO uint32_t HCCHAR;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1040 __IO uint32_t HCSPLT;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1041 __IO uint32_t HCINT;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1042 __IO uint32_t HCINTMSK;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1043 __IO uint32_t HCTSIZ;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1044 __IO uint32_t HCDMA;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1045 uint32_t Reserved[2];
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1046 }
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1047 USB_OTG_HostChannelTypeDef;
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1048 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1049 * @}
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1050 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1051
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1052 /** @addtogroup Peripheral_memory_map
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1053 * @{
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1054 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1055 #define FLASH_BASE ((uint32_t)0x08000000) /*!< FLASH(up to 2 MB) base address in the alias region */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1056 #define CCMDATARAM_BASE ((uint32_t)0x10000000) /*!< CCM(core coupled memory) data RAM(64 KB) base address in the alias region */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1057 #define SRAM1_BASE ((uint32_t)0x20000000) /*!< SRAM1(112 KB) base address in the alias region */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1058 #define SRAM2_BASE ((uint32_t)0x2001C000) /*!< SRAM2(16 KB) base address in the alias region */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1059 #define SRAM3_BASE ((uint32_t)0x20020000) /*!< SRAM3(64 KB) base address in the alias region */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1060 #define PERIPH_BASE ((uint32_t)0x40000000) /*!< Peripheral base address in the alias region */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1061 #define BKPSRAM_BASE ((uint32_t)0x40024000) /*!< Backup SRAM(4 KB) base address in the alias region */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1062 #define FMC_R_BASE ((uint32_t)0xA0000000) /*!< FMC registers base address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1063 #define CCMDATARAM_BB_BASE ((uint32_t)0x12000000) /*!< CCM(core coupled memory) data RAM(64 KB) base address in the bit-band region */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1064 #define SRAM1_BB_BASE ((uint32_t)0x22000000) /*!< SRAM1(112 KB) base address in the bit-band region */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1065 #define SRAM2_BB_BASE ((uint32_t)0x2201C000) /*!< SRAM2(16 KB) base address in the bit-band region */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1066 #define SRAM3_BB_BASE ((uint32_t)0x22020000) /*!< SRAM3(64 KB) base address in the bit-band region */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1067 #define PERIPH_BB_BASE ((uint32_t)0x42000000) /*!< Peripheral base address in the bit-band region */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1068 #define BKPSRAM_BB_BASE ((uint32_t)0x42024000) /*!< Backup SRAM(4 KB) base address in the bit-band region */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1069 #define FLASH_END ((uint32_t)0x081FFFFF) /*!< FLASH end address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1070 #define CCMDATARAM_END ((uint32_t)0x1000FFFF) /*!< CCM data RAM end address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1071
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1072 /* Legacy defines */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1073 #define SRAM_BASE SRAM1_BASE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1074 #define SRAM_BB_BASE SRAM1_BB_BASE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1075
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1076
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1077 /*!< Peripheral memory map */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1078 #define APB1PERIPH_BASE PERIPH_BASE
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1079 #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1080 #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1081 #define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1082
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1083 /*!< APB1 peripherals */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1084 #define TIM2_BASE (APB1PERIPH_BASE + 0x0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1085 #define TIM3_BASE (APB1PERIPH_BASE + 0x0400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1086 #define TIM4_BASE (APB1PERIPH_BASE + 0x0800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1087 #define TIM5_BASE (APB1PERIPH_BASE + 0x0C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1088 #define TIM6_BASE (APB1PERIPH_BASE + 0x1000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1089 #define TIM7_BASE (APB1PERIPH_BASE + 0x1400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1090 #define TIM12_BASE (APB1PERIPH_BASE + 0x1800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1091 #define TIM13_BASE (APB1PERIPH_BASE + 0x1C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1092 #define TIM14_BASE (APB1PERIPH_BASE + 0x2000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1093 #define RTC_BASE (APB1PERIPH_BASE + 0x2800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1094 #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1095 #define IWDG_BASE (APB1PERIPH_BASE + 0x3000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1096 #define I2S2ext_BASE (APB1PERIPH_BASE + 0x3400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1097 #define SPI2_BASE (APB1PERIPH_BASE + 0x3800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1098 #define SPI3_BASE (APB1PERIPH_BASE + 0x3C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1099 #define I2S3ext_BASE (APB1PERIPH_BASE + 0x4000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1100 #define USART2_BASE (APB1PERIPH_BASE + 0x4400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1101 #define USART3_BASE (APB1PERIPH_BASE + 0x4800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1102 #define UART4_BASE (APB1PERIPH_BASE + 0x4C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1103 #define UART5_BASE (APB1PERIPH_BASE + 0x5000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1104 #define I2C1_BASE (APB1PERIPH_BASE + 0x5400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1105 #define I2C2_BASE (APB1PERIPH_BASE + 0x5800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1106 #define I2C3_BASE (APB1PERIPH_BASE + 0x5C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1107 #define CAN1_BASE (APB1PERIPH_BASE + 0x6400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1108 #define CAN2_BASE (APB1PERIPH_BASE + 0x6800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1109 #define PWR_BASE (APB1PERIPH_BASE + 0x7000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1110 #define DAC_BASE (APB1PERIPH_BASE + 0x7400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1111 #define UART7_BASE (APB1PERIPH_BASE + 0x7800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1112 #define UART8_BASE (APB1PERIPH_BASE + 0x7C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1113
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1114 /*!< APB2 peripherals */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1115 #define TIM1_BASE (APB2PERIPH_BASE + 0x0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1116 #define TIM8_BASE (APB2PERIPH_BASE + 0x0400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1117 #define USART1_BASE (APB2PERIPH_BASE + 0x1000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1118 #define USART6_BASE (APB2PERIPH_BASE + 0x1400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1119 #define ADC1_BASE (APB2PERIPH_BASE + 0x2000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1120 #define ADC2_BASE (APB2PERIPH_BASE + 0x2100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1121 #define ADC3_BASE (APB2PERIPH_BASE + 0x2200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1122 #define ADC_BASE (APB2PERIPH_BASE + 0x2300)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1123 #define SDIO_BASE (APB2PERIPH_BASE + 0x2C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1124 #define SPI1_BASE (APB2PERIPH_BASE + 0x3000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1125 #define SPI4_BASE (APB2PERIPH_BASE + 0x3400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1126 #define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1127 #define EXTI_BASE (APB2PERIPH_BASE + 0x3C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1128 #define TIM9_BASE (APB2PERIPH_BASE + 0x4000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1129 #define TIM10_BASE (APB2PERIPH_BASE + 0x4400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1130 #define TIM11_BASE (APB2PERIPH_BASE + 0x4800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1131 #define SPI5_BASE (APB2PERIPH_BASE + 0x5000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1132 #define SPI6_BASE (APB2PERIPH_BASE + 0x5400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1133 #define SAI1_BASE (APB2PERIPH_BASE + 0x5800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1134 #define SAI1_Block_A_BASE (SAI1_BASE + 0x004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1135 #define SAI1_Block_B_BASE (SAI1_BASE + 0x024)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1136 #define LTDC_BASE (APB2PERIPH_BASE + 0x6800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1137 #define LTDC_Layer1_BASE (LTDC_BASE + 0x84)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1138 #define LTDC_Layer2_BASE (LTDC_BASE + 0x104)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1139
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1140 /*!< AHB1 peripherals */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1141 #define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1142 #define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1143 #define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1144 #define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1145 #define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1146 #define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1147 #define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1148 #define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1149 #define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1150 #define GPIOJ_BASE (AHB1PERIPH_BASE + 0x2400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1151 #define GPIOK_BASE (AHB1PERIPH_BASE + 0x2800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1152 #define CRC_BASE (AHB1PERIPH_BASE + 0x3000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1153 #define RCC_BASE (AHB1PERIPH_BASE + 0x3800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1154 #define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1155 #define DMA1_BASE (AHB1PERIPH_BASE + 0x6000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1156 #define DMA1_Stream0_BASE (DMA1_BASE + 0x010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1157 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1158 #define DMA1_Stream2_BASE (DMA1_BASE + 0x040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1159 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1160 #define DMA1_Stream4_BASE (DMA1_BASE + 0x070)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1161 #define DMA1_Stream5_BASE (DMA1_BASE + 0x088)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1162 #define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1163 #define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1164 #define DMA2_BASE (AHB1PERIPH_BASE + 0x6400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1165 #define DMA2_Stream0_BASE (DMA2_BASE + 0x010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1166 #define DMA2_Stream1_BASE (DMA2_BASE + 0x028)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1167 #define DMA2_Stream2_BASE (DMA2_BASE + 0x040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1168 #define DMA2_Stream3_BASE (DMA2_BASE + 0x058)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1169 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1170 #define DMA2_Stream5_BASE (DMA2_BASE + 0x088)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1171 #define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1172 #define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1173 #define ETH_BASE (AHB1PERIPH_BASE + 0x8000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1174 #define ETH_MAC_BASE (ETH_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1175 #define ETH_MMC_BASE (ETH_BASE + 0x0100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1176 #define ETH_PTP_BASE (ETH_BASE + 0x0700)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1177 #define ETH_DMA_BASE (ETH_BASE + 0x1000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1178 #define DMA2D_BASE (AHB1PERIPH_BASE + 0xB000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1179
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1180 /*!< AHB2 peripherals */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1181 #define DCMI_BASE (AHB2PERIPH_BASE + 0x50000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1182 #define RNG_BASE (AHB2PERIPH_BASE + 0x60800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1183
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1184 /*!< FMC Bankx registers base address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1185 #define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1186 #define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1187 #define FMC_Bank2_3_R_BASE (FMC_R_BASE + 0x0060)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1188 #define FMC_Bank4_R_BASE (FMC_R_BASE + 0x00A0)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1189 #define FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1190
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1191 /* Debug MCU registers base address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1192 #define DBGMCU_BASE ((uint32_t )0xE0042000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1193
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1194 /*!< USB registers base address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1195 #define USB_OTG_HS_PERIPH_BASE ((uint32_t )0x40040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1196 #define USB_OTG_FS_PERIPH_BASE ((uint32_t )0x50000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1197
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1198 #define USB_OTG_GLOBAL_BASE ((uint32_t )0x000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1199 #define USB_OTG_DEVICE_BASE ((uint32_t )0x800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1200 #define USB_OTG_IN_ENDPOINT_BASE ((uint32_t )0x900)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1201 #define USB_OTG_OUT_ENDPOINT_BASE ((uint32_t )0xB00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1202 #define USB_OTG_EP_REG_SIZE ((uint32_t )0x20)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1203 #define USB_OTG_HOST_BASE ((uint32_t )0x400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1204 #define USB_OTG_HOST_PORT_BASE ((uint32_t )0x440)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1205 #define USB_OTG_HOST_CHANNEL_BASE ((uint32_t )0x500)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1206 #define USB_OTG_HOST_CHANNEL_SIZE ((uint32_t )0x20)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1207 #define USB_OTG_PCGCCTL_BASE ((uint32_t )0xE00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1208 #define USB_OTG_FIFO_BASE ((uint32_t )0x1000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1209 #define USB_OTG_FIFO_SIZE ((uint32_t )0x1000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1210
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1211 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1212 * @}
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1213 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1214
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1215 /** @addtogroup Peripheral_declaration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1216 * @{
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1217 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1218 #define TIM2 ((TIM_TypeDef *) TIM2_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1219 #define TIM3 ((TIM_TypeDef *) TIM3_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1220 #define TIM4 ((TIM_TypeDef *) TIM4_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1221 #define TIM5 ((TIM_TypeDef *) TIM5_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1222 #define TIM6 ((TIM_TypeDef *) TIM6_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1223 #define TIM7 ((TIM_TypeDef *) TIM7_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1224 #define TIM12 ((TIM_TypeDef *) TIM12_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1225 #define TIM13 ((TIM_TypeDef *) TIM13_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1226 #define TIM14 ((TIM_TypeDef *) TIM14_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1227 #define RTC ((RTC_TypeDef *) RTC_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1228 #define WWDG ((WWDG_TypeDef *) WWDG_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1229 #define IWDG ((IWDG_TypeDef *) IWDG_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1230 #define I2S2ext ((SPI_TypeDef *) I2S2ext_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1231 #define SPI2 ((SPI_TypeDef *) SPI2_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1232 #define SPI3 ((SPI_TypeDef *) SPI3_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1233 #define I2S3ext ((SPI_TypeDef *) I2S3ext_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1234 #define USART2 ((USART_TypeDef *) USART2_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1235 #define USART3 ((USART_TypeDef *) USART3_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1236 #define UART4 ((USART_TypeDef *) UART4_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1237 #define UART5 ((USART_TypeDef *) UART5_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1238 #define I2C1 ((I2C_TypeDef *) I2C1_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1239 #define I2C2 ((I2C_TypeDef *) I2C2_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1240 #define I2C3 ((I2C_TypeDef *) I2C3_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1241 #define CAN1 ((CAN_TypeDef *) CAN1_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1242 #define CAN2 ((CAN_TypeDef *) CAN2_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1243 #define PWR ((PWR_TypeDef *) PWR_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1244 #define DAC ((DAC_TypeDef *) DAC_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1245 #define UART7 ((USART_TypeDef *) UART7_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1246 #define UART8 ((USART_TypeDef *) UART8_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1247 #define TIM1 ((TIM_TypeDef *) TIM1_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1248 #define TIM8 ((TIM_TypeDef *) TIM8_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1249 #define USART1 ((USART_TypeDef *) USART1_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1250 #define USART6 ((USART_TypeDef *) USART6_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1251 #define ADC ((ADC_Common_TypeDef *) ADC_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1252 #define ADC1 ((ADC_TypeDef *) ADC1_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1253 #define ADC2 ((ADC_TypeDef *) ADC2_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1254 #define ADC3 ((ADC_TypeDef *) ADC3_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1255 #define SDIO ((SDIO_TypeDef *) SDIO_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1256 #define SPI1 ((SPI_TypeDef *) SPI1_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1257 #define SPI4 ((SPI_TypeDef *) SPI4_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1258 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1259 #define EXTI ((EXTI_TypeDef *) EXTI_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1260 #define TIM9 ((TIM_TypeDef *) TIM9_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1261 #define TIM10 ((TIM_TypeDef *) TIM10_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1262 #define TIM11 ((TIM_TypeDef *) TIM11_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1263 #define SPI5 ((SPI_TypeDef *) SPI5_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1264 #define SPI6 ((SPI_TypeDef *) SPI6_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1265 #define SAI1 ((SAI_TypeDef *) SAI1_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1266 #define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1267 #define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1268 #define LTDC ((LTDC_TypeDef *)LTDC_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1269 #define LTDC_Layer1 ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1270 #define LTDC_Layer2 ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1271
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1272 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1273 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1274 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1275 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1276 #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1277 #define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1278 #define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1279 #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1280 #define GPIOI ((GPIO_TypeDef *) GPIOI_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1281 #define GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1282 #define GPIOK ((GPIO_TypeDef *) GPIOK_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1283 #define CRC ((CRC_TypeDef *) CRC_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1284 #define RCC ((RCC_TypeDef *) RCC_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1285 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1286 #define DMA1 ((DMA_TypeDef *) DMA1_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1287 #define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1288 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1289 #define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1290 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1291 #define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1292 #define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1293 #define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1294 #define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1295 #define DMA2 ((DMA_TypeDef *) DMA2_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1296 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1297 #define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1298 #define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1299 #define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1300 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1301 #define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1302 #define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1303 #define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1304 #define ETH ((ETH_TypeDef *) ETH_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1305 #define DMA2D ((DMA2D_TypeDef *)DMA2D_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1306 #define DCMI ((DCMI_TypeDef *) DCMI_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1307 #define RNG ((RNG_TypeDef *) RNG_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1308 #define FMC_Bank1 ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1309 #define FMC_Bank1E ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1310 #define FMC_Bank2_3 ((FMC_Bank2_3_TypeDef *) FMC_Bank2_3_R_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1311 #define FMC_Bank4 ((FMC_Bank4_TypeDef *) FMC_Bank4_R_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1312 #define FMC_Bank5_6 ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1313
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1314 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1315
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1316 #define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1317 #define USB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1318
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1319 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1320 * @}
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1321 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1322
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1323 /** @addtogroup Exported_constants
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1324 * @{
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1325 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1326
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1327 /** @addtogroup Peripheral_Registers_Bits_Definition
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1328 * @{
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1329 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1330
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1331 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1332 /* Peripheral Registers_Bits_Definition */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1333 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1334
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1335 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1336 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1337 /* Analog to Digital Converter */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1338 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1339 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1340 /******************** Bit definition for ADC_SR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1341 #define ADC_SR_AWD ((uint32_t)0x00000001) /*!<Analog watchdog flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1342 #define ADC_SR_EOC ((uint32_t)0x00000002) /*!<End of conversion */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1343 #define ADC_SR_JEOC ((uint32_t)0x00000004) /*!<Injected channel end of conversion */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1344 #define ADC_SR_JSTRT ((uint32_t)0x00000008) /*!<Injected channel Start flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1345 #define ADC_SR_STRT ((uint32_t)0x00000010) /*!<Regular channel Start flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1346 #define ADC_SR_OVR ((uint32_t)0x00000020) /*!<Overrun flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1347
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1348 /******************* Bit definition for ADC_CR1 register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1349 #define ADC_CR1_AWDCH ((uint32_t)0x0000001F) /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1350 #define ADC_CR1_AWDCH_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1351 #define ADC_CR1_AWDCH_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1352 #define ADC_CR1_AWDCH_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1353 #define ADC_CR1_AWDCH_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1354 #define ADC_CR1_AWDCH_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1355 #define ADC_CR1_EOCIE ((uint32_t)0x00000020) /*!<Interrupt enable for EOC */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1356 #define ADC_CR1_AWDIE ((uint32_t)0x00000040) /*!<AAnalog Watchdog interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1357 #define ADC_CR1_JEOCIE ((uint32_t)0x00000080) /*!<Interrupt enable for injected channels */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1358 #define ADC_CR1_SCAN ((uint32_t)0x00000100) /*!<Scan mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1359 #define ADC_CR1_AWDSGL ((uint32_t)0x00000200) /*!<Enable the watchdog on a single channel in scan mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1360 #define ADC_CR1_JAUTO ((uint32_t)0x00000400) /*!<Automatic injected group conversion */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1361 #define ADC_CR1_DISCEN ((uint32_t)0x00000800) /*!<Discontinuous mode on regular channels */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1362 #define ADC_CR1_JDISCEN ((uint32_t)0x00001000) /*!<Discontinuous mode on injected channels */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1363 #define ADC_CR1_DISCNUM ((uint32_t)0x0000E000) /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1364 #define ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1365 #define ADC_CR1_DISCNUM_1 ((uint32_t)0x00004000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1366 #define ADC_CR1_DISCNUM_2 ((uint32_t)0x00008000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1367 #define ADC_CR1_JAWDEN ((uint32_t)0x00400000) /*!<Analog watchdog enable on injected channels */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1368 #define ADC_CR1_AWDEN ((uint32_t)0x00800000) /*!<Analog watchdog enable on regular channels */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1369 #define ADC_CR1_RES ((uint32_t)0x03000000) /*!<RES[2:0] bits (Resolution) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1370 #define ADC_CR1_RES_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1371 #define ADC_CR1_RES_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1372 #define ADC_CR1_OVRIE ((uint32_t)0x04000000) /*!<overrun interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1373
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1374 /******************* Bit definition for ADC_CR2 register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1375 #define ADC_CR2_ADON ((uint32_t)0x00000001) /*!<A/D Converter ON / OFF */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1376 #define ADC_CR2_CONT ((uint32_t)0x00000002) /*!<Continuous Conversion */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1377 #define ADC_CR2_DMA ((uint32_t)0x00000100) /*!<Direct Memory access mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1378 #define ADC_CR2_DDS ((uint32_t)0x00000200) /*!<DMA disable selection (Single ADC) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1379 #define ADC_CR2_EOCS ((uint32_t)0x00000400) /*!<End of conversion selection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1380 #define ADC_CR2_ALIGN ((uint32_t)0x00000800) /*!<Data Alignment */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1381 #define ADC_CR2_JEXTSEL ((uint32_t)0x000F0000) /*!<JEXTSEL[3:0] bits (External event select for injected group) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1382 #define ADC_CR2_JEXTSEL_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1383 #define ADC_CR2_JEXTSEL_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1384 #define ADC_CR2_JEXTSEL_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1385 #define ADC_CR2_JEXTSEL_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1386 #define ADC_CR2_JEXTEN ((uint32_t)0x00300000) /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1387 #define ADC_CR2_JEXTEN_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1388 #define ADC_CR2_JEXTEN_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1389 #define ADC_CR2_JSWSTART ((uint32_t)0x00400000) /*!<Start Conversion of injected channels */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1390 #define ADC_CR2_EXTSEL ((uint32_t)0x0F000000) /*!<EXTSEL[3:0] bits (External Event Select for regular group) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1391 #define ADC_CR2_EXTSEL_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1392 #define ADC_CR2_EXTSEL_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1393 #define ADC_CR2_EXTSEL_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1394 #define ADC_CR2_EXTSEL_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1395 #define ADC_CR2_EXTEN ((uint32_t)0x30000000) /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1396 #define ADC_CR2_EXTEN_0 ((uint32_t)0x10000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1397 #define ADC_CR2_EXTEN_1 ((uint32_t)0x20000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1398 #define ADC_CR2_SWSTART ((uint32_t)0x40000000) /*!<Start Conversion of regular channels */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1399
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1400 /****************** Bit definition for ADC_SMPR1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1401 #define ADC_SMPR1_SMP10 ((uint32_t)0x00000007) /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1402 #define ADC_SMPR1_SMP10_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1403 #define ADC_SMPR1_SMP10_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1404 #define ADC_SMPR1_SMP10_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1405 #define ADC_SMPR1_SMP11 ((uint32_t)0x00000038) /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1406 #define ADC_SMPR1_SMP11_0 ((uint32_t)0x00000008) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1407 #define ADC_SMPR1_SMP11_1 ((uint32_t)0x00000010) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1408 #define ADC_SMPR1_SMP11_2 ((uint32_t)0x00000020) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1409 #define ADC_SMPR1_SMP12 ((uint32_t)0x000001C0) /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1410 #define ADC_SMPR1_SMP12_0 ((uint32_t)0x00000040) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1411 #define ADC_SMPR1_SMP12_1 ((uint32_t)0x00000080) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1412 #define ADC_SMPR1_SMP12_2 ((uint32_t)0x00000100) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1413 #define ADC_SMPR1_SMP13 ((uint32_t)0x00000E00) /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1414 #define ADC_SMPR1_SMP13_0 ((uint32_t)0x00000200) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1415 #define ADC_SMPR1_SMP13_1 ((uint32_t)0x00000400) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1416 #define ADC_SMPR1_SMP13_2 ((uint32_t)0x00000800) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1417 #define ADC_SMPR1_SMP14 ((uint32_t)0x00007000) /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1418 #define ADC_SMPR1_SMP14_0 ((uint32_t)0x00001000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1419 #define ADC_SMPR1_SMP14_1 ((uint32_t)0x00002000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1420 #define ADC_SMPR1_SMP14_2 ((uint32_t)0x00004000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1421 #define ADC_SMPR1_SMP15 ((uint32_t)0x00038000) /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1422 #define ADC_SMPR1_SMP15_0 ((uint32_t)0x00008000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1423 #define ADC_SMPR1_SMP15_1 ((uint32_t)0x00010000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1424 #define ADC_SMPR1_SMP15_2 ((uint32_t)0x00020000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1425 #define ADC_SMPR1_SMP16 ((uint32_t)0x001C0000) /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1426 #define ADC_SMPR1_SMP16_0 ((uint32_t)0x00040000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1427 #define ADC_SMPR1_SMP16_1 ((uint32_t)0x00080000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1428 #define ADC_SMPR1_SMP16_2 ((uint32_t)0x00100000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1429 #define ADC_SMPR1_SMP17 ((uint32_t)0x00E00000) /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1430 #define ADC_SMPR1_SMP17_0 ((uint32_t)0x00200000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1431 #define ADC_SMPR1_SMP17_1 ((uint32_t)0x00400000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1432 #define ADC_SMPR1_SMP17_2 ((uint32_t)0x00800000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1433 #define ADC_SMPR1_SMP18 ((uint32_t)0x07000000) /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1434 #define ADC_SMPR1_SMP18_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1435 #define ADC_SMPR1_SMP18_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1436 #define ADC_SMPR1_SMP18_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1437
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1438 /****************** Bit definition for ADC_SMPR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1439 #define ADC_SMPR2_SMP0 ((uint32_t)0x00000007) /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1440 #define ADC_SMPR2_SMP0_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1441 #define ADC_SMPR2_SMP0_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1442 #define ADC_SMPR2_SMP0_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1443 #define ADC_SMPR2_SMP1 ((uint32_t)0x00000038) /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1444 #define ADC_SMPR2_SMP1_0 ((uint32_t)0x00000008) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1445 #define ADC_SMPR2_SMP1_1 ((uint32_t)0x00000010) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1446 #define ADC_SMPR2_SMP1_2 ((uint32_t)0x00000020) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1447 #define ADC_SMPR2_SMP2 ((uint32_t)0x000001C0) /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1448 #define ADC_SMPR2_SMP2_0 ((uint32_t)0x00000040) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1449 #define ADC_SMPR2_SMP2_1 ((uint32_t)0x00000080) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1450 #define ADC_SMPR2_SMP2_2 ((uint32_t)0x00000100) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1451 #define ADC_SMPR2_SMP3 ((uint32_t)0x00000E00) /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1452 #define ADC_SMPR2_SMP3_0 ((uint32_t)0x00000200) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1453 #define ADC_SMPR2_SMP3_1 ((uint32_t)0x00000400) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1454 #define ADC_SMPR2_SMP3_2 ((uint32_t)0x00000800) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1455 #define ADC_SMPR2_SMP4 ((uint32_t)0x00007000) /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1456 #define ADC_SMPR2_SMP4_0 ((uint32_t)0x00001000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1457 #define ADC_SMPR2_SMP4_1 ((uint32_t)0x00002000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1458 #define ADC_SMPR2_SMP4_2 ((uint32_t)0x00004000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1459 #define ADC_SMPR2_SMP5 ((uint32_t)0x00038000) /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1460 #define ADC_SMPR2_SMP5_0 ((uint32_t)0x00008000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1461 #define ADC_SMPR2_SMP5_1 ((uint32_t)0x00010000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1462 #define ADC_SMPR2_SMP5_2 ((uint32_t)0x00020000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1463 #define ADC_SMPR2_SMP6 ((uint32_t)0x001C0000) /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1464 #define ADC_SMPR2_SMP6_0 ((uint32_t)0x00040000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1465 #define ADC_SMPR2_SMP6_1 ((uint32_t)0x00080000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1466 #define ADC_SMPR2_SMP6_2 ((uint32_t)0x00100000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1467 #define ADC_SMPR2_SMP7 ((uint32_t)0x00E00000) /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1468 #define ADC_SMPR2_SMP7_0 ((uint32_t)0x00200000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1469 #define ADC_SMPR2_SMP7_1 ((uint32_t)0x00400000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1470 #define ADC_SMPR2_SMP7_2 ((uint32_t)0x00800000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1471 #define ADC_SMPR2_SMP8 ((uint32_t)0x07000000) /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1472 #define ADC_SMPR2_SMP8_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1473 #define ADC_SMPR2_SMP8_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1474 #define ADC_SMPR2_SMP8_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1475 #define ADC_SMPR2_SMP9 ((uint32_t)0x38000000) /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1476 #define ADC_SMPR2_SMP9_0 ((uint32_t)0x08000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1477 #define ADC_SMPR2_SMP9_1 ((uint32_t)0x10000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1478 #define ADC_SMPR2_SMP9_2 ((uint32_t)0x20000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1479
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1480 /****************** Bit definition for ADC_JOFR1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1481 #define ADC_JOFR1_JOFFSET1 ((uint32_t)0x0FFF) /*!<Data offset for injected channel 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1482
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1483 /****************** Bit definition for ADC_JOFR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1484 #define ADC_JOFR2_JOFFSET2 ((uint32_t)0x0FFF) /*!<Data offset for injected channel 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1485
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1486 /****************** Bit definition for ADC_JOFR3 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1487 #define ADC_JOFR3_JOFFSET3 ((uint32_t)0x0FFF) /*!<Data offset for injected channel 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1488
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1489 /****************** Bit definition for ADC_JOFR4 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1490 #define ADC_JOFR4_JOFFSET4 ((uint32_t)0x0FFF) /*!<Data offset for injected channel 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1491
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1492 /******************* Bit definition for ADC_HTR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1493 #define ADC_HTR_HT ((uint32_t)0x0FFF) /*!<Analog watchdog high threshold */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1494
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1495 /******************* Bit definition for ADC_LTR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1496 #define ADC_LTR_LT ((uint32_t)0x0FFF) /*!<Analog watchdog low threshold */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1497
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1498 /******************* Bit definition for ADC_SQR1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1499 #define ADC_SQR1_SQ13 ((uint32_t)0x0000001F) /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1500 #define ADC_SQR1_SQ13_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1501 #define ADC_SQR1_SQ13_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1502 #define ADC_SQR1_SQ13_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1503 #define ADC_SQR1_SQ13_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1504 #define ADC_SQR1_SQ13_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1505 #define ADC_SQR1_SQ14 ((uint32_t)0x000003E0) /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1506 #define ADC_SQR1_SQ14_0 ((uint32_t)0x00000020) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1507 #define ADC_SQR1_SQ14_1 ((uint32_t)0x00000040) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1508 #define ADC_SQR1_SQ14_2 ((uint32_t)0x00000080) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1509 #define ADC_SQR1_SQ14_3 ((uint32_t)0x00000100) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1510 #define ADC_SQR1_SQ14_4 ((uint32_t)0x00000200) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1511 #define ADC_SQR1_SQ15 ((uint32_t)0x00007C00) /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1512 #define ADC_SQR1_SQ15_0 ((uint32_t)0x00000400) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1513 #define ADC_SQR1_SQ15_1 ((uint32_t)0x00000800) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1514 #define ADC_SQR1_SQ15_2 ((uint32_t)0x00001000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1515 #define ADC_SQR1_SQ15_3 ((uint32_t)0x00002000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1516 #define ADC_SQR1_SQ15_4 ((uint32_t)0x00004000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1517 #define ADC_SQR1_SQ16 ((uint32_t)0x000F8000) /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1518 #define ADC_SQR1_SQ16_0 ((uint32_t)0x00008000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1519 #define ADC_SQR1_SQ16_1 ((uint32_t)0x00010000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1520 #define ADC_SQR1_SQ16_2 ((uint32_t)0x00020000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1521 #define ADC_SQR1_SQ16_3 ((uint32_t)0x00040000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1522 #define ADC_SQR1_SQ16_4 ((uint32_t)0x00080000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1523 #define ADC_SQR1_L ((uint32_t)0x00F00000) /*!<L[3:0] bits (Regular channel sequence length) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1524 #define ADC_SQR1_L_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1525 #define ADC_SQR1_L_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1526 #define ADC_SQR1_L_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1527 #define ADC_SQR1_L_3 ((uint32_t)0x00800000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1528
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1529 /******************* Bit definition for ADC_SQR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1530 #define ADC_SQR2_SQ7 ((uint32_t)0x0000001F) /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1531 #define ADC_SQR2_SQ7_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1532 #define ADC_SQR2_SQ7_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1533 #define ADC_SQR2_SQ7_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1534 #define ADC_SQR2_SQ7_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1535 #define ADC_SQR2_SQ7_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1536 #define ADC_SQR2_SQ8 ((uint32_t)0x000003E0) /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1537 #define ADC_SQR2_SQ8_0 ((uint32_t)0x00000020) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1538 #define ADC_SQR2_SQ8_1 ((uint32_t)0x00000040) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1539 #define ADC_SQR2_SQ8_2 ((uint32_t)0x00000080) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1540 #define ADC_SQR2_SQ8_3 ((uint32_t)0x00000100) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1541 #define ADC_SQR2_SQ8_4 ((uint32_t)0x00000200) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1542 #define ADC_SQR2_SQ9 ((uint32_t)0x00007C00) /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1543 #define ADC_SQR2_SQ9_0 ((uint32_t)0x00000400) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1544 #define ADC_SQR2_SQ9_1 ((uint32_t)0x00000800) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1545 #define ADC_SQR2_SQ9_2 ((uint32_t)0x00001000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1546 #define ADC_SQR2_SQ9_3 ((uint32_t)0x00002000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1547 #define ADC_SQR2_SQ9_4 ((uint32_t)0x00004000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1548 #define ADC_SQR2_SQ10 ((uint32_t)0x000F8000) /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1549 #define ADC_SQR2_SQ10_0 ((uint32_t)0x00008000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1550 #define ADC_SQR2_SQ10_1 ((uint32_t)0x00010000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1551 #define ADC_SQR2_SQ10_2 ((uint32_t)0x00020000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1552 #define ADC_SQR2_SQ10_3 ((uint32_t)0x00040000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1553 #define ADC_SQR2_SQ10_4 ((uint32_t)0x00080000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1554 #define ADC_SQR2_SQ11 ((uint32_t)0x01F00000) /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1555 #define ADC_SQR2_SQ11_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1556 #define ADC_SQR2_SQ11_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1557 #define ADC_SQR2_SQ11_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1558 #define ADC_SQR2_SQ11_3 ((uint32_t)0x00800000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1559 #define ADC_SQR2_SQ11_4 ((uint32_t)0x01000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1560 #define ADC_SQR2_SQ12 ((uint32_t)0x3E000000) /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1561 #define ADC_SQR2_SQ12_0 ((uint32_t)0x02000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1562 #define ADC_SQR2_SQ12_1 ((uint32_t)0x04000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1563 #define ADC_SQR2_SQ12_2 ((uint32_t)0x08000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1564 #define ADC_SQR2_SQ12_3 ((uint32_t)0x10000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1565 #define ADC_SQR2_SQ12_4 ((uint32_t)0x20000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1566
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1567 /******************* Bit definition for ADC_SQR3 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1568 #define ADC_SQR3_SQ1 ((uint32_t)0x0000001F) /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1569 #define ADC_SQR3_SQ1_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1570 #define ADC_SQR3_SQ1_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1571 #define ADC_SQR3_SQ1_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1572 #define ADC_SQR3_SQ1_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1573 #define ADC_SQR3_SQ1_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1574 #define ADC_SQR3_SQ2 ((uint32_t)0x000003E0) /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1575 #define ADC_SQR3_SQ2_0 ((uint32_t)0x00000020) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1576 #define ADC_SQR3_SQ2_1 ((uint32_t)0x00000040) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1577 #define ADC_SQR3_SQ2_2 ((uint32_t)0x00000080) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1578 #define ADC_SQR3_SQ2_3 ((uint32_t)0x00000100) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1579 #define ADC_SQR3_SQ2_4 ((uint32_t)0x00000200) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1580 #define ADC_SQR3_SQ3 ((uint32_t)0x00007C00) /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1581 #define ADC_SQR3_SQ3_0 ((uint32_t)0x00000400) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1582 #define ADC_SQR3_SQ3_1 ((uint32_t)0x00000800) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1583 #define ADC_SQR3_SQ3_2 ((uint32_t)0x00001000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1584 #define ADC_SQR3_SQ3_3 ((uint32_t)0x00002000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1585 #define ADC_SQR3_SQ3_4 ((uint32_t)0x00004000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1586 #define ADC_SQR3_SQ4 ((uint32_t)0x000F8000) /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1587 #define ADC_SQR3_SQ4_0 ((uint32_t)0x00008000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1588 #define ADC_SQR3_SQ4_1 ((uint32_t)0x00010000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1589 #define ADC_SQR3_SQ4_2 ((uint32_t)0x00020000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1590 #define ADC_SQR3_SQ4_3 ((uint32_t)0x00040000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1591 #define ADC_SQR3_SQ4_4 ((uint32_t)0x00080000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1592 #define ADC_SQR3_SQ5 ((uint32_t)0x01F00000) /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1593 #define ADC_SQR3_SQ5_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1594 #define ADC_SQR3_SQ5_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1595 #define ADC_SQR3_SQ5_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1596 #define ADC_SQR3_SQ5_3 ((uint32_t)0x00800000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1597 #define ADC_SQR3_SQ5_4 ((uint32_t)0x01000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1598 #define ADC_SQR3_SQ6 ((uint32_t)0x3E000000) /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1599 #define ADC_SQR3_SQ6_0 ((uint32_t)0x02000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1600 #define ADC_SQR3_SQ6_1 ((uint32_t)0x04000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1601 #define ADC_SQR3_SQ6_2 ((uint32_t)0x08000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1602 #define ADC_SQR3_SQ6_3 ((uint32_t)0x10000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1603 #define ADC_SQR3_SQ6_4 ((uint32_t)0x20000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1604
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1605 /******************* Bit definition for ADC_JSQR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1606 #define ADC_JSQR_JSQ1 ((uint32_t)0x0000001F) /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1607 #define ADC_JSQR_JSQ1_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1608 #define ADC_JSQR_JSQ1_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1609 #define ADC_JSQR_JSQ1_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1610 #define ADC_JSQR_JSQ1_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1611 #define ADC_JSQR_JSQ1_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1612 #define ADC_JSQR_JSQ2 ((uint32_t)0x000003E0) /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1613 #define ADC_JSQR_JSQ2_0 ((uint32_t)0x00000020) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1614 #define ADC_JSQR_JSQ2_1 ((uint32_t)0x00000040) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1615 #define ADC_JSQR_JSQ2_2 ((uint32_t)0x00000080) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1616 #define ADC_JSQR_JSQ2_3 ((uint32_t)0x00000100) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1617 #define ADC_JSQR_JSQ2_4 ((uint32_t)0x00000200) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1618 #define ADC_JSQR_JSQ3 ((uint32_t)0x00007C00) /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1619 #define ADC_JSQR_JSQ3_0 ((uint32_t)0x00000400) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1620 #define ADC_JSQR_JSQ3_1 ((uint32_t)0x00000800) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1621 #define ADC_JSQR_JSQ3_2 ((uint32_t)0x00001000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1622 #define ADC_JSQR_JSQ3_3 ((uint32_t)0x00002000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1623 #define ADC_JSQR_JSQ3_4 ((uint32_t)0x00004000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1624 #define ADC_JSQR_JSQ4 ((uint32_t)0x000F8000) /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1625 #define ADC_JSQR_JSQ4_0 ((uint32_t)0x00008000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1626 #define ADC_JSQR_JSQ4_1 ((uint32_t)0x00010000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1627 #define ADC_JSQR_JSQ4_2 ((uint32_t)0x00020000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1628 #define ADC_JSQR_JSQ4_3 ((uint32_t)0x00040000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1629 #define ADC_JSQR_JSQ4_4 ((uint32_t)0x00080000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1630 #define ADC_JSQR_JL ((uint32_t)0x00300000) /*!<JL[1:0] bits (Injected Sequence length) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1631 #define ADC_JSQR_JL_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1632 #define ADC_JSQR_JL_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1633
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1634 /******************* Bit definition for ADC_JDR1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1635 #define ADC_JDR1_JDATA ((uint32_t)0xFFFF) /*!<Injected data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1636
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1637 /******************* Bit definition for ADC_JDR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1638 #define ADC_JDR2_JDATA ((uint32_t)0xFFFF) /*!<Injected data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1639
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1640 /******************* Bit definition for ADC_JDR3 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1641 #define ADC_JDR3_JDATA ((uint32_t)0xFFFF) /*!<Injected data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1642
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1643 /******************* Bit definition for ADC_JDR4 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1644 #define ADC_JDR4_JDATA ((uint32_t)0xFFFF) /*!<Injected data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1645
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1646 /******************** Bit definition for ADC_DR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1647 #define ADC_DR_DATA ((uint32_t)0x0000FFFF) /*!<Regular data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1648 #define ADC_DR_ADC2DATA ((uint32_t)0xFFFF0000) /*!<ADC2 data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1649
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1650 /******************* Bit definition for ADC_CSR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1651 #define ADC_CSR_AWD1 ((uint32_t)0x00000001) /*!<ADC1 Analog watchdog flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1652 #define ADC_CSR_EOC1 ((uint32_t)0x00000002) /*!<ADC1 End of conversion */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1653 #define ADC_CSR_JEOC1 ((uint32_t)0x00000004) /*!<ADC1 Injected channel end of conversion */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1654 #define ADC_CSR_JSTRT1 ((uint32_t)0x00000008) /*!<ADC1 Injected channel Start flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1655 #define ADC_CSR_STRT1 ((uint32_t)0x00000010) /*!<ADC1 Regular channel Start flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1656 #define ADC_CSR_DOVR1 ((uint32_t)0x00000020) /*!<ADC1 DMA overrun flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1657 #define ADC_CSR_AWD2 ((uint32_t)0x00000100) /*!<ADC2 Analog watchdog flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1658 #define ADC_CSR_EOC2 ((uint32_t)0x00000200) /*!<ADC2 End of conversion */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1659 #define ADC_CSR_JEOC2 ((uint32_t)0x00000400) /*!<ADC2 Injected channel end of conversion */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1660 #define ADC_CSR_JSTRT2 ((uint32_t)0x00000800) /*!<ADC2 Injected channel Start flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1661 #define ADC_CSR_STRT2 ((uint32_t)0x00001000) /*!<ADC2 Regular channel Start flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1662 #define ADC_CSR_DOVR2 ((uint32_t)0x00002000) /*!<ADC2 DMA overrun flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1663 #define ADC_CSR_AWD3 ((uint32_t)0x00010000) /*!<ADC3 Analog watchdog flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1664 #define ADC_CSR_EOC3 ((uint32_t)0x00020000) /*!<ADC3 End of conversion */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1665 #define ADC_CSR_JEOC3 ((uint32_t)0x00040000) /*!<ADC3 Injected channel end of conversion */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1666 #define ADC_CSR_JSTRT3 ((uint32_t)0x00080000) /*!<ADC3 Injected channel Start flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1667 #define ADC_CSR_STRT3 ((uint32_t)0x00100000) /*!<ADC3 Regular channel Start flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1668 #define ADC_CSR_DOVR3 ((uint32_t)0x00200000) /*!<ADC3 DMA overrun flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1669
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1670 /******************* Bit definition for ADC_CCR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1671 #define ADC_CCR_MULTI ((uint32_t)0x0000001F) /*!<MULTI[4:0] bits (Multi-ADC mode selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1672 #define ADC_CCR_MULTI_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1673 #define ADC_CCR_MULTI_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1674 #define ADC_CCR_MULTI_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1675 #define ADC_CCR_MULTI_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1676 #define ADC_CCR_MULTI_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1677 #define ADC_CCR_DELAY ((uint32_t)0x00000F00) /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1678 #define ADC_CCR_DELAY_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1679 #define ADC_CCR_DELAY_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1680 #define ADC_CCR_DELAY_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1681 #define ADC_CCR_DELAY_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1682 #define ADC_CCR_DDS ((uint32_t)0x00002000) /*!<DMA disable selection (Multi-ADC mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1683 #define ADC_CCR_DMA ((uint32_t)0x0000C000) /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1684 #define ADC_CCR_DMA_0 ((uint32_t)0x00004000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1685 #define ADC_CCR_DMA_1 ((uint32_t)0x00008000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1686 #define ADC_CCR_ADCPRE ((uint32_t)0x00030000) /*!<ADCPRE[1:0] bits (ADC prescaler) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1687 #define ADC_CCR_ADCPRE_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1688 #define ADC_CCR_ADCPRE_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1689 #define ADC_CCR_VBATE ((uint32_t)0x00400000) /*!<VBAT Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1690 #define ADC_CCR_TSVREFE ((uint32_t)0x00800000) /*!<Temperature Sensor and VREFINT Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1691
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1692 /******************* Bit definition for ADC_CDR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1693 #define ADC_CDR_DATA1 ((uint32_t)0x0000FFFF) /*!<1st data of a pair of regular conversions */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1694 #define ADC_CDR_DATA2 ((uint32_t)0xFFFF0000) /*!<2nd data of a pair of regular conversions */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1695
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1696 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1697 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1698 /* Controller Area Network */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1699 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1700 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1701 /*!<CAN control and status registers */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1702 /******************* Bit definition for CAN_MCR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1703 #define CAN_MCR_INRQ ((uint32_t)0x00000001) /*!<Initialization Request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1704 #define CAN_MCR_SLEEP ((uint32_t)0x00000002) /*!<Sleep Mode Request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1705 #define CAN_MCR_TXFP ((uint32_t)0x00000004) /*!<Transmit FIFO Priority */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1706 #define CAN_MCR_RFLM ((uint32_t)0x00000008) /*!<Receive FIFO Locked Mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1707 #define CAN_MCR_NART ((uint32_t)0x00000010) /*!<No Automatic Retransmission */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1708 #define CAN_MCR_AWUM ((uint32_t)0x00000020) /*!<Automatic Wakeup Mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1709 #define CAN_MCR_ABOM ((uint32_t)0x00000040) /*!<Automatic Bus-Off Management */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1710 #define CAN_MCR_TTCM ((uint32_t)0x00000080) /*!<Time Triggered Communication Mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1711 #define CAN_MCR_RESET ((uint32_t)0x00008000) /*!<bxCAN software master reset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1712 #define CAN_MCR_DBF ((uint32_t)0x00010000) /*!<bxCAN Debug freeze */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1713 /******************* Bit definition for CAN_MSR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1714 #define CAN_MSR_INAK ((uint32_t)0x0001) /*!<Initialization Acknowledge */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1715 #define CAN_MSR_SLAK ((uint32_t)0x0002) /*!<Sleep Acknowledge */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1716 #define CAN_MSR_ERRI ((uint32_t)0x0004) /*!<Error Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1717 #define CAN_MSR_WKUI ((uint32_t)0x0008) /*!<Wakeup Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1718 #define CAN_MSR_SLAKI ((uint32_t)0x0010) /*!<Sleep Acknowledge Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1719 #define CAN_MSR_TXM ((uint32_t)0x0100) /*!<Transmit Mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1720 #define CAN_MSR_RXM ((uint32_t)0x0200) /*!<Receive Mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1721 #define CAN_MSR_SAMP ((uint32_t)0x0400) /*!<Last Sample Point */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1722 #define CAN_MSR_RX ((uint32_t)0x0800) /*!<CAN Rx Signal */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1723
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1724 /******************* Bit definition for CAN_TSR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1725 #define CAN_TSR_RQCP0 ((uint32_t)0x00000001) /*!<Request Completed Mailbox0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1726 #define CAN_TSR_TXOK0 ((uint32_t)0x00000002) /*!<Transmission OK of Mailbox0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1727 #define CAN_TSR_ALST0 ((uint32_t)0x00000004) /*!<Arbitration Lost for Mailbox0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1728 #define CAN_TSR_TERR0 ((uint32_t)0x00000008) /*!<Transmission Error of Mailbox0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1729 #define CAN_TSR_ABRQ0 ((uint32_t)0x00000080) /*!<Abort Request for Mailbox0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1730 #define CAN_TSR_RQCP1 ((uint32_t)0x00000100) /*!<Request Completed Mailbox1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1731 #define CAN_TSR_TXOK1 ((uint32_t)0x00000200) /*!<Transmission OK of Mailbox1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1732 #define CAN_TSR_ALST1 ((uint32_t)0x00000400) /*!<Arbitration Lost for Mailbox1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1733 #define CAN_TSR_TERR1 ((uint32_t)0x00000800) /*!<Transmission Error of Mailbox1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1734 #define CAN_TSR_ABRQ1 ((uint32_t)0x00008000) /*!<Abort Request for Mailbox 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1735 #define CAN_TSR_RQCP2 ((uint32_t)0x00010000) /*!<Request Completed Mailbox2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1736 #define CAN_TSR_TXOK2 ((uint32_t)0x00020000) /*!<Transmission OK of Mailbox 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1737 #define CAN_TSR_ALST2 ((uint32_t)0x00040000) /*!<Arbitration Lost for mailbox 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1738 #define CAN_TSR_TERR2 ((uint32_t)0x00080000) /*!<Transmission Error of Mailbox 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1739 #define CAN_TSR_ABRQ2 ((uint32_t)0x00800000) /*!<Abort Request for Mailbox 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1740 #define CAN_TSR_CODE ((uint32_t)0x03000000) /*!<Mailbox Code */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1741
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1742 #define CAN_TSR_TME ((uint32_t)0x1C000000) /*!<TME[2:0] bits */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1743 #define CAN_TSR_TME0 ((uint32_t)0x04000000) /*!<Transmit Mailbox 0 Empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1744 #define CAN_TSR_TME1 ((uint32_t)0x08000000) /*!<Transmit Mailbox 1 Empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1745 #define CAN_TSR_TME2 ((uint32_t)0x10000000) /*!<Transmit Mailbox 2 Empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1746
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1747 #define CAN_TSR_LOW ((uint32_t)0xE0000000) /*!<LOW[2:0] bits */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1748 #define CAN_TSR_LOW0 ((uint32_t)0x20000000) /*!<Lowest Priority Flag for Mailbox 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1749 #define CAN_TSR_LOW1 ((uint32_t)0x40000000) /*!<Lowest Priority Flag for Mailbox 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1750 #define CAN_TSR_LOW2 ((uint32_t)0x80000000) /*!<Lowest Priority Flag for Mailbox 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1751
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1752 /******************* Bit definition for CAN_RF0R register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1753 #define CAN_RF0R_FMP0 ((uint32_t)0x03) /*!<FIFO 0 Message Pending */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1754 #define CAN_RF0R_FULL0 ((uint32_t)0x08) /*!<FIFO 0 Full */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1755 #define CAN_RF0R_FOVR0 ((uint32_t)0x10) /*!<FIFO 0 Overrun */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1756 #define CAN_RF0R_RFOM0 ((uint32_t)0x20) /*!<Release FIFO 0 Output Mailbox */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1757
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1758 /******************* Bit definition for CAN_RF1R register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1759 #define CAN_RF1R_FMP1 ((uint32_t)0x03) /*!<FIFO 1 Message Pending */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1760 #define CAN_RF1R_FULL1 ((uint32_t)0x08) /*!<FIFO 1 Full */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1761 #define CAN_RF1R_FOVR1 ((uint32_t)0x10) /*!<FIFO 1 Overrun */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1762 #define CAN_RF1R_RFOM1 ((uint32_t)0x20) /*!<Release FIFO 1 Output Mailbox */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1763
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1764 /******************** Bit definition for CAN_IER register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1765 #define CAN_IER_TMEIE ((uint32_t)0x00000001) /*!<Transmit Mailbox Empty Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1766 #define CAN_IER_FMPIE0 ((uint32_t)0x00000002) /*!<FIFO Message Pending Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1767 #define CAN_IER_FFIE0 ((uint32_t)0x00000004) /*!<FIFO Full Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1768 #define CAN_IER_FOVIE0 ((uint32_t)0x00000008) /*!<FIFO Overrun Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1769 #define CAN_IER_FMPIE1 ((uint32_t)0x00000010) /*!<FIFO Message Pending Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1770 #define CAN_IER_FFIE1 ((uint32_t)0x00000020) /*!<FIFO Full Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1771 #define CAN_IER_FOVIE1 ((uint32_t)0x00000040) /*!<FIFO Overrun Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1772 #define CAN_IER_EWGIE ((uint32_t)0x00000100) /*!<Error Warning Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1773 #define CAN_IER_EPVIE ((uint32_t)0x00000200) /*!<Error Passive Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1774 #define CAN_IER_BOFIE ((uint32_t)0x00000400) /*!<Bus-Off Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1775 #define CAN_IER_LECIE ((uint32_t)0x00000800) /*!<Last Error Code Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1776 #define CAN_IER_ERRIE ((uint32_t)0x00008000) /*!<Error Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1777 #define CAN_IER_WKUIE ((uint32_t)0x00010000) /*!<Wakeup Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1778 #define CAN_IER_SLKIE ((uint32_t)0x00020000) /*!<Sleep Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1779 #define CAN_IER_EWGIE ((uint32_t)0x00000100) /*!<Error warning interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1780 #define CAN_IER_EPVIE ((uint32_t)0x00000200) /*!<Error passive interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1781 #define CAN_IER_BOFIE ((uint32_t)0x00000400) /*!<Bus-off interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1782 #define CAN_IER_LECIE ((uint32_t)0x00000800) /*!<Last error code interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1783 #define CAN_IER_ERRIE ((uint32_t)0x00008000) /*!<Error interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1784
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1785
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1786 /******************** Bit definition for CAN_ESR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1787 #define CAN_ESR_EWGF ((uint32_t)0x00000001) /*!<Error Warning Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1788 #define CAN_ESR_EPVF ((uint32_t)0x00000002) /*!<Error Passive Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1789 #define CAN_ESR_BOFF ((uint32_t)0x00000004) /*!<Bus-Off Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1790
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1791 #define CAN_ESR_LEC ((uint32_t)0x00000070) /*!<LEC[2:0] bits (Last Error Code) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1792 #define CAN_ESR_LEC_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1793 #define CAN_ESR_LEC_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1794 #define CAN_ESR_LEC_2 ((uint32_t)0x00000040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1795
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1796 #define CAN_ESR_TEC ((uint32_t)0x00FF0000) /*!<Least significant byte of the 9-bit Transmit Error Counter */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1797 #define CAN_ESR_REC ((uint32_t)0xFF000000) /*!<Receive Error Counter */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1798
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1799 /******************* Bit definition for CAN_BTR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1800 #define CAN_BTR_BRP ((uint32_t)0x000003FF) /*!<Baud Rate Prescaler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1801 #define CAN_BTR_TS1 ((uint32_t)0x000F0000) /*!<Time Segment 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1802 #define CAN_BTR_TS1_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1803 #define CAN_BTR_TS1_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1804 #define CAN_BTR_TS1_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1805 #define CAN_BTR_TS1_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1806 #define CAN_BTR_TS2 ((uint32_t)0x00700000) /*!<Time Segment 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1807 #define CAN_BTR_TS2_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1808 #define CAN_BTR_TS2_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1809 #define CAN_BTR_TS2_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1810 #define CAN_BTR_SJW ((uint32_t)0x03000000) /*!<Resynchronization Jump Width */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1811 #define CAN_BTR_SJW_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1812 #define CAN_BTR_SJW_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1813 #define CAN_BTR_LBKM ((uint32_t)0x40000000) /*!<Loop Back Mode (Debug) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1814 #define CAN_BTR_SILM ((uint32_t)0x80000000) /*!<Silent Mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1815
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1816
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1817 /*!<Mailbox registers */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1818 /****************** Bit definition for CAN_TI0R register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1819 #define CAN_TI0R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1820 #define CAN_TI0R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1821 #define CAN_TI0R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1822 #define CAN_TI0R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1823 #define CAN_TI0R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1824
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1825 /****************** Bit definition for CAN_TDT0R register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1826 #define CAN_TDT0R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1827 #define CAN_TDT0R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1828 #define CAN_TDT0R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1829
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1830 /****************** Bit definition for CAN_TDL0R register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1831 #define CAN_TDL0R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1832 #define CAN_TDL0R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1833 #define CAN_TDL0R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1834 #define CAN_TDL0R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1835
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1836 /****************** Bit definition for CAN_TDH0R register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1837 #define CAN_TDH0R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1838 #define CAN_TDH0R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1839 #define CAN_TDH0R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1840 #define CAN_TDH0R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1841
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1842 /******************* Bit definition for CAN_TI1R register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1843 #define CAN_TI1R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1844 #define CAN_TI1R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1845 #define CAN_TI1R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1846 #define CAN_TI1R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1847 #define CAN_TI1R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1848
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1849 /******************* Bit definition for CAN_TDT1R register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1850 #define CAN_TDT1R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1851 #define CAN_TDT1R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1852 #define CAN_TDT1R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1853
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1854 /******************* Bit definition for CAN_TDL1R register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1855 #define CAN_TDL1R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1856 #define CAN_TDL1R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1857 #define CAN_TDL1R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1858 #define CAN_TDL1R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1859
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1860 /******************* Bit definition for CAN_TDH1R register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1861 #define CAN_TDH1R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1862 #define CAN_TDH1R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1863 #define CAN_TDH1R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1864 #define CAN_TDH1R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1865
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1866 /******************* Bit definition for CAN_TI2R register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1867 #define CAN_TI2R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1868 #define CAN_TI2R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1869 #define CAN_TI2R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1870 #define CAN_TI2R_EXID ((uint32_t)0x001FFFF8) /*!<Extended identifier */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1871 #define CAN_TI2R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1872
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1873 /******************* Bit definition for CAN_TDT2R register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1874 #define CAN_TDT2R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1875 #define CAN_TDT2R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1876 #define CAN_TDT2R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1877
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1878 /******************* Bit definition for CAN_TDL2R register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1879 #define CAN_TDL2R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1880 #define CAN_TDL2R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1881 #define CAN_TDL2R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1882 #define CAN_TDL2R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1883
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1884 /******************* Bit definition for CAN_TDH2R register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1885 #define CAN_TDH2R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1886 #define CAN_TDH2R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1887 #define CAN_TDH2R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1888 #define CAN_TDH2R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1889
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1890 /******************* Bit definition for CAN_RI0R register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1891 #define CAN_RI0R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1892 #define CAN_RI0R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1893 #define CAN_RI0R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1894 #define CAN_RI0R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1895
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1896 /******************* Bit definition for CAN_RDT0R register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1897 #define CAN_RDT0R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1898 #define CAN_RDT0R_FMI ((uint32_t)0x0000FF00) /*!<Filter Match Index */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1899 #define CAN_RDT0R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1900
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1901 /******************* Bit definition for CAN_RDL0R register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1902 #define CAN_RDL0R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1903 #define CAN_RDL0R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1904 #define CAN_RDL0R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1905 #define CAN_RDL0R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1906
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1907 /******************* Bit definition for CAN_RDH0R register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1908 #define CAN_RDH0R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1909 #define CAN_RDH0R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1910 #define CAN_RDH0R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1911 #define CAN_RDH0R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1912
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1913 /******************* Bit definition for CAN_RI1R register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1914 #define CAN_RI1R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1915 #define CAN_RI1R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1916 #define CAN_RI1R_EXID ((uint32_t)0x001FFFF8) /*!<Extended identifier */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1917 #define CAN_RI1R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1918
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1919 /******************* Bit definition for CAN_RDT1R register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1920 #define CAN_RDT1R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1921 #define CAN_RDT1R_FMI ((uint32_t)0x0000FF00) /*!<Filter Match Index */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1922 #define CAN_RDT1R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1923
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1924 /******************* Bit definition for CAN_RDL1R register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1925 #define CAN_RDL1R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1926 #define CAN_RDL1R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1927 #define CAN_RDL1R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1928 #define CAN_RDL1R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1929
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1930 /******************* Bit definition for CAN_RDH1R register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1931 #define CAN_RDH1R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1932 #define CAN_RDH1R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1933 #define CAN_RDH1R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1934 #define CAN_RDH1R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1935
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1936 /*!<CAN filter registers */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1937 /******************* Bit definition for CAN_FMR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1938 #define CAN_FMR_FINIT ((uint32_t)0x01) /*!<Filter Init Mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1939 #define CAN_FMR_CAN2SB ((uint32_t)0x00003F00) /*!<CAN2 start bank */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1940
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1941 /******************* Bit definition for CAN_FM1R register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1942 #define CAN_FM1R_FBM ((uint32_t)0x0FFFFFFF) /*!<Filter Mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1943 #define CAN_FM1R_FBM0 ((uint32_t)0x00000001) /*!<Filter Init Mode bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1944 #define CAN_FM1R_FBM1 ((uint32_t)0x00000002) /*!<Filter Init Mode bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1945 #define CAN_FM1R_FBM2 ((uint32_t)0x00000004) /*!<Filter Init Mode bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1946 #define CAN_FM1R_FBM3 ((uint32_t)0x00000008) /*!<Filter Init Mode bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1947 #define CAN_FM1R_FBM4 ((uint32_t)0x00000010) /*!<Filter Init Mode bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1948 #define CAN_FM1R_FBM5 ((uint32_t)0x00000020) /*!<Filter Init Mode bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1949 #define CAN_FM1R_FBM6 ((uint32_t)0x00000040) /*!<Filter Init Mode bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1950 #define CAN_FM1R_FBM7 ((uint32_t)0x00000080) /*!<Filter Init Mode bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1951 #define CAN_FM1R_FBM8 ((uint32_t)0x00000100) /*!<Filter Init Mode bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1952 #define CAN_FM1R_FBM9 ((uint32_t)0x00000200) /*!<Filter Init Mode bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1953 #define CAN_FM1R_FBM10 ((uint32_t)0x00000400) /*!<Filter Init Mode bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1954 #define CAN_FM1R_FBM11 ((uint32_t)0x00000800) /*!<Filter Init Mode bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1955 #define CAN_FM1R_FBM12 ((uint32_t)0x00001000) /*!<Filter Init Mode bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1956 #define CAN_FM1R_FBM13 ((uint32_t)0x00002000) /*!<Filter Init Mode bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1957 #define CAN_FM1R_FBM14 ((uint32_t)0x00004000) /*!<Filter Init Mode bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1958 #define CAN_FM1R_FBM15 ((uint32_t)0x00008000) /*!<Filter Init Mode bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1959 #define CAN_FM1R_FBM16 ((uint32_t)0x00010000) /*!<Filter Init Mode bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1960 #define CAN_FM1R_FBM17 ((uint32_t)0x00020000) /*!<Filter Init Mode bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1961 #define CAN_FM1R_FBM18 ((uint32_t)0x00040000) /*!<Filter Init Mode bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1962 #define CAN_FM1R_FBM19 ((uint32_t)0x00080000) /*!<Filter Init Mode bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1963 #define CAN_FM1R_FBM20 ((uint32_t)0x00100000) /*!<Filter Init Mode bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1964 #define CAN_FM1R_FBM21 ((uint32_t)0x00200000) /*!<Filter Init Mode bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1965 #define CAN_FM1R_FBM22 ((uint32_t)0x00400000) /*!<Filter Init Mode bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1966 #define CAN_FM1R_FBM23 ((uint32_t)0x00800000) /*!<Filter Init Mode bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1967 #define CAN_FM1R_FBM24 ((uint32_t)0x01000000) /*!<Filter Init Mode bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1968 #define CAN_FM1R_FBM25 ((uint32_t)0x02000000) /*!<Filter Init Mode bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1969 #define CAN_FM1R_FBM26 ((uint32_t)0x04000000) /*!<Filter Init Mode bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1970 #define CAN_FM1R_FBM27 ((uint32_t)0x08000000) /*!<Filter Init Mode bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1971
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1972 /******************* Bit definition for CAN_FS1R register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1973 #define CAN_FS1R_FSC ((uint32_t)0x0FFFFFFF) /*!<Filter Scale Configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1974 #define CAN_FS1R_FSC0 ((uint32_t)0x00000001) /*!<Filter Scale Configuration bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1975 #define CAN_FS1R_FSC1 ((uint32_t)0x00000002) /*!<Filter Scale Configuration bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1976 #define CAN_FS1R_FSC2 ((uint32_t)0x00000004) /*!<Filter Scale Configuration bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1977 #define CAN_FS1R_FSC3 ((uint32_t)0x00000008) /*!<Filter Scale Configuration bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1978 #define CAN_FS1R_FSC4 ((uint32_t)0x00000010) /*!<Filter Scale Configuration bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1979 #define CAN_FS1R_FSC5 ((uint32_t)0x00000020) /*!<Filter Scale Configuration bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1980 #define CAN_FS1R_FSC6 ((uint32_t)0x00000040) /*!<Filter Scale Configuration bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1981 #define CAN_FS1R_FSC7 ((uint32_t)0x00000080) /*!<Filter Scale Configuration bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1982 #define CAN_FS1R_FSC8 ((uint32_t)0x00000100) /*!<Filter Scale Configuration bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1983 #define CAN_FS1R_FSC9 ((uint32_t)0x00000200) /*!<Filter Scale Configuration bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1984 #define CAN_FS1R_FSC10 ((uint32_t)0x00000400) /*!<Filter Scale Configuration bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1985 #define CAN_FS1R_FSC11 ((uint32_t)0x00000800) /*!<Filter Scale Configuration bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1986 #define CAN_FS1R_FSC12 ((uint32_t)0x00001000) /*!<Filter Scale Configuration bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1987 #define CAN_FS1R_FSC13 ((uint32_t)0x00002000) /*!<Filter Scale Configuration bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1988 #define CAN_FS1R_FSC14 ((uint32_t)0x00004000) /*!<Filter Scale Configuration bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1989 #define CAN_FS1R_FSC15 ((uint32_t)0x00008000) /*!<Filter Scale Configuration bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1990 #define CAN_FS1R_FSC16 ((uint32_t)0x00010000) /*!<Filter Scale Configuration bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1991 #define CAN_FS1R_FSC17 ((uint32_t)0x00020000) /*!<Filter Scale Configuration bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1992 #define CAN_FS1R_FSC18 ((uint32_t)0x00040000) /*!<Filter Scale Configuration bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1993 #define CAN_FS1R_FSC19 ((uint32_t)0x00080000) /*!<Filter Scale Configuration bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1994 #define CAN_FS1R_FSC20 ((uint32_t)0x00100000) /*!<Filter Scale Configuration bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1995 #define CAN_FS1R_FSC21 ((uint32_t)0x00200000) /*!<Filter Scale Configuration bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1996 #define CAN_FS1R_FSC22 ((uint32_t)0x00400000) /*!<Filter Scale Configuration bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1997 #define CAN_FS1R_FSC23 ((uint32_t)0x00800000) /*!<Filter Scale Configuration bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1998 #define CAN_FS1R_FSC24 ((uint32_t)0x01000000) /*!<Filter Scale Configuration bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
1999 #define CAN_FS1R_FSC25 ((uint32_t)0x02000000) /*!<Filter Scale Configuration bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2000 #define CAN_FS1R_FSC26 ((uint32_t)0x04000000) /*!<Filter Scale Configuration bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2001 #define CAN_FS1R_FSC27 ((uint32_t)0x08000000) /*!<Filter Scale Configuration bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2002
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2003 /****************** Bit definition for CAN_FFA1R register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2004 #define CAN_FFA1R_FFA ((uint32_t)0x0FFFFFFF) /*!<Filter FIFO Assignment */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2005 #define CAN_FFA1R_FFA0 ((uint32_t)0x00000001) /*!<Filter FIFO Assignment bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2006 #define CAN_FFA1R_FFA1 ((uint32_t)0x00000002) /*!<Filter FIFO Assignment bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2007 #define CAN_FFA1R_FFA2 ((uint32_t)0x00000004) /*!<Filter FIFO Assignment bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2008 #define CAN_FFA1R_FFA3 ((uint32_t)0x00000008) /*!<Filter FIFO Assignment bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2009 #define CAN_FFA1R_FFA4 ((uint32_t)0x00000010) /*!<Filter FIFO Assignment bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2010 #define CAN_FFA1R_FFA5 ((uint32_t)0x00000020) /*!<Filter FIFO Assignment bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2011 #define CAN_FFA1R_FFA6 ((uint32_t)0x00000040) /*!<Filter FIFO Assignment bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2012 #define CAN_FFA1R_FFA7 ((uint32_t)0x00000080) /*!<Filter FIFO Assignment bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2013 #define CAN_FFA1R_FFA8 ((uint32_t)0x00000100) /*!<Filter FIFO Assignment bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2014 #define CAN_FFA1R_FFA9 ((uint32_t)0x00000200) /*!<Filter FIFO Assignment bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2015 #define CAN_FFA1R_FFA10 ((uint32_t)0x00000400) /*!<Filter FIFO Assignment bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2016 #define CAN_FFA1R_FFA11 ((uint32_t)0x00000800) /*!<Filter FIFO Assignment bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2017 #define CAN_FFA1R_FFA12 ((uint32_t)0x00001000) /*!<Filter FIFO Assignment bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2018 #define CAN_FFA1R_FFA13 ((uint32_t)0x00002000) /*!<Filter FIFO Assignment bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2019 #define CAN_FFA1R_FFA14 ((uint32_t)0x00004000) /*!<Filter FIFO Assignment bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2020 #define CAN_FFA1R_FFA15 ((uint32_t)0x00008000) /*!<Filter FIFO Assignment bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2021 #define CAN_FFA1R_FFA16 ((uint32_t)0x00010000) /*!<Filter FIFO Assignment bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2022 #define CAN_FFA1R_FFA17 ((uint32_t)0x00020000) /*!<Filter FIFO Assignment bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2023 #define CAN_FFA1R_FFA18 ((uint32_t)0x00040000) /*!<Filter FIFO Assignment bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2024 #define CAN_FFA1R_FFA19 ((uint32_t)0x00080000) /*!<Filter FIFO Assignment bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2025 #define CAN_FFA1R_FFA20 ((uint32_t)0x00100000) /*!<Filter FIFO Assignment bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2026 #define CAN_FFA1R_FFA21 ((uint32_t)0x00200000) /*!<Filter FIFO Assignment bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2027 #define CAN_FFA1R_FFA22 ((uint32_t)0x00400000) /*!<Filter FIFO Assignment bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2028 #define CAN_FFA1R_FFA23 ((uint32_t)0x00800000) /*!<Filter FIFO Assignment bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2029 #define CAN_FFA1R_FFA24 ((uint32_t)0x01000000) /*!<Filter FIFO Assignment bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2030 #define CAN_FFA1R_FFA25 ((uint32_t)0x02000000) /*!<Filter FIFO Assignment bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2031 #define CAN_FFA1R_FFA26 ((uint32_t)0x04000000) /*!<Filter FIFO Assignment bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2032 #define CAN_FFA1R_FFA27 ((uint32_t)0x08000000) /*!<Filter FIFO Assignment bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2033
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2034 /******************* Bit definition for CAN_FA1R register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2035 #define CAN_FA1R_FACT ((uint32_t)0x0FFFFFFF) /*!<Filter Active */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2036 #define CAN_FA1R_FACT0 ((uint32_t)0x00000001) /*!<Filter Active bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2037 #define CAN_FA1R_FACT1 ((uint32_t)0x00000002) /*!<Filter Active bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2038 #define CAN_FA1R_FACT2 ((uint32_t)0x00000004) /*!<Filter Active bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2039 #define CAN_FA1R_FACT3 ((uint32_t)0x00000008) /*!<Filter Active bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2040 #define CAN_FA1R_FACT4 ((uint32_t)0x00000010) /*!<Filter Active bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2041 #define CAN_FA1R_FACT5 ((uint32_t)0x00000020) /*!<Filter Active bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2042 #define CAN_FA1R_FACT6 ((uint32_t)0x00000040) /*!<Filter Active bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2043 #define CAN_FA1R_FACT7 ((uint32_t)0x00000080) /*!<Filter Active bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2044 #define CAN_FA1R_FACT8 ((uint32_t)0x00000100) /*!<Filter Active bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2045 #define CAN_FA1R_FACT9 ((uint32_t)0x00000200) /*!<Filter Active bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2046 #define CAN_FA1R_FACT10 ((uint32_t)0x00000400) /*!<Filter Active bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2047 #define CAN_FA1R_FACT11 ((uint32_t)0x00000800) /*!<Filter Active bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2048 #define CAN_FA1R_FACT12 ((uint32_t)0x00001000) /*!<Filter Active bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2049 #define CAN_FA1R_FACT13 ((uint32_t)0x00002000) /*!<Filter Active bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2050 #define CAN_FA1R_FACT14 ((uint32_t)0x00004000) /*!<Filter Active bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2051 #define CAN_FA1R_FACT15 ((uint32_t)0x00008000) /*!<Filter Active bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2052 #define CAN_FA1R_FACT16 ((uint32_t)0x00010000) /*!<Filter Active bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2053 #define CAN_FA1R_FACT17 ((uint32_t)0x00020000) /*!<Filter Active bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2054 #define CAN_FA1R_FACT18 ((uint32_t)0x00040000) /*!<Filter Active bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2055 #define CAN_FA1R_FACT19 ((uint32_t)0x00080000) /*!<Filter Active bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2056 #define CAN_FA1R_FACT20 ((uint32_t)0x00100000) /*!<Filter Active bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2057 #define CAN_FA1R_FACT21 ((uint32_t)0x00200000) /*!<Filter Active bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2058 #define CAN_FA1R_FACT22 ((uint32_t)0x00400000) /*!<Filter Active bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2059 #define CAN_FA1R_FACT23 ((uint32_t)0x00800000) /*!<Filter Active bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2060 #define CAN_FA1R_FACT24 ((uint32_t)0x01000000) /*!<Filter Active bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2061 #define CAN_FA1R_FACT25 ((uint32_t)0x02000000) /*!<Filter Active bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2062 #define CAN_FA1R_FACT26 ((uint32_t)0x04000000) /*!<Filter Active bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2063 #define CAN_FA1R_FACT27 ((uint32_t)0x08000000) /*!<Filter Active bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2064
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2065 /******************* Bit definition for CAN_F0R1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2066 #define CAN_F0R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2067 #define CAN_F0R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2068 #define CAN_F0R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2069 #define CAN_F0R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2070 #define CAN_F0R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2071 #define CAN_F0R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2072 #define CAN_F0R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2073 #define CAN_F0R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2074 #define CAN_F0R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2075 #define CAN_F0R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2076 #define CAN_F0R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2077 #define CAN_F0R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2078 #define CAN_F0R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2079 #define CAN_F0R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2080 #define CAN_F0R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2081 #define CAN_F0R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2082 #define CAN_F0R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2083 #define CAN_F0R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2084 #define CAN_F0R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2085 #define CAN_F0R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2086 #define CAN_F0R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2087 #define CAN_F0R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2088 #define CAN_F0R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2089 #define CAN_F0R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2090 #define CAN_F0R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2091 #define CAN_F0R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2092 #define CAN_F0R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2093 #define CAN_F0R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2094 #define CAN_F0R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2095 #define CAN_F0R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2096 #define CAN_F0R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2097 #define CAN_F0R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2098
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2099 /******************* Bit definition for CAN_F1R1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2100 #define CAN_F1R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2101 #define CAN_F1R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2102 #define CAN_F1R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2103 #define CAN_F1R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2104 #define CAN_F1R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2105 #define CAN_F1R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2106 #define CAN_F1R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2107 #define CAN_F1R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2108 #define CAN_F1R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2109 #define CAN_F1R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2110 #define CAN_F1R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2111 #define CAN_F1R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2112 #define CAN_F1R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2113 #define CAN_F1R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2114 #define CAN_F1R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2115 #define CAN_F1R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2116 #define CAN_F1R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2117 #define CAN_F1R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2118 #define CAN_F1R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2119 #define CAN_F1R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2120 #define CAN_F1R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2121 #define CAN_F1R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2122 #define CAN_F1R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2123 #define CAN_F1R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2124 #define CAN_F1R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2125 #define CAN_F1R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2126 #define CAN_F1R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2127 #define CAN_F1R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2128 #define CAN_F1R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2129 #define CAN_F1R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2130 #define CAN_F1R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2131 #define CAN_F1R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2132
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2133 /******************* Bit definition for CAN_F2R1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2134 #define CAN_F2R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2135 #define CAN_F2R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2136 #define CAN_F2R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2137 #define CAN_F2R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2138 #define CAN_F2R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2139 #define CAN_F2R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2140 #define CAN_F2R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2141 #define CAN_F2R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2142 #define CAN_F2R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2143 #define CAN_F2R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2144 #define CAN_F2R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2145 #define CAN_F2R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2146 #define CAN_F2R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2147 #define CAN_F2R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2148 #define CAN_F2R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2149 #define CAN_F2R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2150 #define CAN_F2R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2151 #define CAN_F2R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2152 #define CAN_F2R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2153 #define CAN_F2R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2154 #define CAN_F2R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2155 #define CAN_F2R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2156 #define CAN_F2R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2157 #define CAN_F2R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2158 #define CAN_F2R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2159 #define CAN_F2R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2160 #define CAN_F2R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2161 #define CAN_F2R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2162 #define CAN_F2R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2163 #define CAN_F2R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2164 #define CAN_F2R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2165 #define CAN_F2R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2166
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2167 /******************* Bit definition for CAN_F3R1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2168 #define CAN_F3R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2169 #define CAN_F3R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2170 #define CAN_F3R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2171 #define CAN_F3R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2172 #define CAN_F3R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2173 #define CAN_F3R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2174 #define CAN_F3R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2175 #define CAN_F3R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2176 #define CAN_F3R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2177 #define CAN_F3R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2178 #define CAN_F3R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2179 #define CAN_F3R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2180 #define CAN_F3R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2181 #define CAN_F3R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2182 #define CAN_F3R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2183 #define CAN_F3R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2184 #define CAN_F3R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2185 #define CAN_F3R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2186 #define CAN_F3R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2187 #define CAN_F3R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2188 #define CAN_F3R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2189 #define CAN_F3R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2190 #define CAN_F3R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2191 #define CAN_F3R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2192 #define CAN_F3R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2193 #define CAN_F3R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2194 #define CAN_F3R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2195 #define CAN_F3R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2196 #define CAN_F3R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2197 #define CAN_F3R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2198 #define CAN_F3R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2199 #define CAN_F3R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2200
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2201 /******************* Bit definition for CAN_F4R1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2202 #define CAN_F4R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2203 #define CAN_F4R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2204 #define CAN_F4R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2205 #define CAN_F4R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2206 #define CAN_F4R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2207 #define CAN_F4R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2208 #define CAN_F4R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2209 #define CAN_F4R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2210 #define CAN_F4R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2211 #define CAN_F4R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2212 #define CAN_F4R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2213 #define CAN_F4R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2214 #define CAN_F4R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2215 #define CAN_F4R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2216 #define CAN_F4R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2217 #define CAN_F4R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2218 #define CAN_F4R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2219 #define CAN_F4R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2220 #define CAN_F4R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2221 #define CAN_F4R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2222 #define CAN_F4R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2223 #define CAN_F4R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2224 #define CAN_F4R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2225 #define CAN_F4R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2226 #define CAN_F4R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2227 #define CAN_F4R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2228 #define CAN_F4R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2229 #define CAN_F4R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2230 #define CAN_F4R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2231 #define CAN_F4R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2232 #define CAN_F4R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2233 #define CAN_F4R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2234
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2235 /******************* Bit definition for CAN_F5R1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2236 #define CAN_F5R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2237 #define CAN_F5R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2238 #define CAN_F5R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2239 #define CAN_F5R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2240 #define CAN_F5R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2241 #define CAN_F5R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2242 #define CAN_F5R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2243 #define CAN_F5R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2244 #define CAN_F5R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2245 #define CAN_F5R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2246 #define CAN_F5R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2247 #define CAN_F5R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2248 #define CAN_F5R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2249 #define CAN_F5R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2250 #define CAN_F5R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2251 #define CAN_F5R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2252 #define CAN_F5R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2253 #define CAN_F5R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2254 #define CAN_F5R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2255 #define CAN_F5R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2256 #define CAN_F5R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2257 #define CAN_F5R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2258 #define CAN_F5R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2259 #define CAN_F5R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2260 #define CAN_F5R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2261 #define CAN_F5R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2262 #define CAN_F5R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2263 #define CAN_F5R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2264 #define CAN_F5R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2265 #define CAN_F5R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2266 #define CAN_F5R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2267 #define CAN_F5R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2268
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2269 /******************* Bit definition for CAN_F6R1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2270 #define CAN_F6R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2271 #define CAN_F6R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2272 #define CAN_F6R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2273 #define CAN_F6R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2274 #define CAN_F6R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2275 #define CAN_F6R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2276 #define CAN_F6R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2277 #define CAN_F6R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2278 #define CAN_F6R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2279 #define CAN_F6R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2280 #define CAN_F6R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2281 #define CAN_F6R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2282 #define CAN_F6R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2283 #define CAN_F6R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2284 #define CAN_F6R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2285 #define CAN_F6R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2286 #define CAN_F6R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2287 #define CAN_F6R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2288 #define CAN_F6R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2289 #define CAN_F6R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2290 #define CAN_F6R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2291 #define CAN_F6R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2292 #define CAN_F6R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2293 #define CAN_F6R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2294 #define CAN_F6R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2295 #define CAN_F6R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2296 #define CAN_F6R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2297 #define CAN_F6R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2298 #define CAN_F6R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2299 #define CAN_F6R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2300 #define CAN_F6R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2301 #define CAN_F6R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2302
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2303 /******************* Bit definition for CAN_F7R1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2304 #define CAN_F7R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2305 #define CAN_F7R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2306 #define CAN_F7R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2307 #define CAN_F7R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2308 #define CAN_F7R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2309 #define CAN_F7R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2310 #define CAN_F7R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2311 #define CAN_F7R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2312 #define CAN_F7R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2313 #define CAN_F7R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2314 #define CAN_F7R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2315 #define CAN_F7R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2316 #define CAN_F7R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2317 #define CAN_F7R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2318 #define CAN_F7R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2319 #define CAN_F7R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2320 #define CAN_F7R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2321 #define CAN_F7R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2322 #define CAN_F7R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2323 #define CAN_F7R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2324 #define CAN_F7R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2325 #define CAN_F7R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2326 #define CAN_F7R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2327 #define CAN_F7R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2328 #define CAN_F7R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2329 #define CAN_F7R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2330 #define CAN_F7R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2331 #define CAN_F7R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2332 #define CAN_F7R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2333 #define CAN_F7R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2334 #define CAN_F7R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2335 #define CAN_F7R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2336
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2337 /******************* Bit definition for CAN_F8R1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2338 #define CAN_F8R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2339 #define CAN_F8R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2340 #define CAN_F8R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2341 #define CAN_F8R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2342 #define CAN_F8R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2343 #define CAN_F8R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2344 #define CAN_F8R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2345 #define CAN_F8R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2346 #define CAN_F8R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2347 #define CAN_F8R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2348 #define CAN_F8R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2349 #define CAN_F8R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2350 #define CAN_F8R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2351 #define CAN_F8R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2352 #define CAN_F8R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2353 #define CAN_F8R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2354 #define CAN_F8R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2355 #define CAN_F8R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2356 #define CAN_F8R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2357 #define CAN_F8R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2358 #define CAN_F8R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2359 #define CAN_F8R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2360 #define CAN_F8R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2361 #define CAN_F8R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2362 #define CAN_F8R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2363 #define CAN_F8R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2364 #define CAN_F8R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2365 #define CAN_F8R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2366 #define CAN_F8R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2367 #define CAN_F8R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2368 #define CAN_F8R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2369 #define CAN_F8R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2370
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2371 /******************* Bit definition for CAN_F9R1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2372 #define CAN_F9R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2373 #define CAN_F9R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2374 #define CAN_F9R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2375 #define CAN_F9R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2376 #define CAN_F9R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2377 #define CAN_F9R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2378 #define CAN_F9R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2379 #define CAN_F9R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2380 #define CAN_F9R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2381 #define CAN_F9R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2382 #define CAN_F9R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2383 #define CAN_F9R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2384 #define CAN_F9R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2385 #define CAN_F9R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2386 #define CAN_F9R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2387 #define CAN_F9R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2388 #define CAN_F9R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2389 #define CAN_F9R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2390 #define CAN_F9R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2391 #define CAN_F9R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2392 #define CAN_F9R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2393 #define CAN_F9R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2394 #define CAN_F9R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2395 #define CAN_F9R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2396 #define CAN_F9R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2397 #define CAN_F9R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2398 #define CAN_F9R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2399 #define CAN_F9R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2400 #define CAN_F9R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2401 #define CAN_F9R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2402 #define CAN_F9R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2403 #define CAN_F9R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2404
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2405 /******************* Bit definition for CAN_F10R1 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2406 #define CAN_F10R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2407 #define CAN_F10R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2408 #define CAN_F10R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2409 #define CAN_F10R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2410 #define CAN_F10R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2411 #define CAN_F10R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2412 #define CAN_F10R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2413 #define CAN_F10R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2414 #define CAN_F10R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2415 #define CAN_F10R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2416 #define CAN_F10R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2417 #define CAN_F10R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2418 #define CAN_F10R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2419 #define CAN_F10R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2420 #define CAN_F10R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2421 #define CAN_F10R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2422 #define CAN_F10R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2423 #define CAN_F10R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2424 #define CAN_F10R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2425 #define CAN_F10R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2426 #define CAN_F10R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2427 #define CAN_F10R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2428 #define CAN_F10R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2429 #define CAN_F10R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2430 #define CAN_F10R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2431 #define CAN_F10R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2432 #define CAN_F10R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2433 #define CAN_F10R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2434 #define CAN_F10R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2435 #define CAN_F10R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2436 #define CAN_F10R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2437 #define CAN_F10R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2438
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2439 /******************* Bit definition for CAN_F11R1 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2440 #define CAN_F11R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2441 #define CAN_F11R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2442 #define CAN_F11R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2443 #define CAN_F11R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2444 #define CAN_F11R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2445 #define CAN_F11R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2446 #define CAN_F11R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2447 #define CAN_F11R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2448 #define CAN_F11R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2449 #define CAN_F11R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2450 #define CAN_F11R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2451 #define CAN_F11R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2452 #define CAN_F11R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2453 #define CAN_F11R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2454 #define CAN_F11R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2455 #define CAN_F11R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2456 #define CAN_F11R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2457 #define CAN_F11R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2458 #define CAN_F11R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2459 #define CAN_F11R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2460 #define CAN_F11R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2461 #define CAN_F11R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2462 #define CAN_F11R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2463 #define CAN_F11R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2464 #define CAN_F11R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2465 #define CAN_F11R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2466 #define CAN_F11R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2467 #define CAN_F11R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2468 #define CAN_F11R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2469 #define CAN_F11R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2470 #define CAN_F11R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2471 #define CAN_F11R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2472
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2473 /******************* Bit definition for CAN_F12R1 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2474 #define CAN_F12R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2475 #define CAN_F12R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2476 #define CAN_F12R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2477 #define CAN_F12R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2478 #define CAN_F12R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2479 #define CAN_F12R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2480 #define CAN_F12R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2481 #define CAN_F12R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2482 #define CAN_F12R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2483 #define CAN_F12R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2484 #define CAN_F12R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2485 #define CAN_F12R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2486 #define CAN_F12R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2487 #define CAN_F12R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2488 #define CAN_F12R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2489 #define CAN_F12R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2490 #define CAN_F12R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2491 #define CAN_F12R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2492 #define CAN_F12R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2493 #define CAN_F12R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2494 #define CAN_F12R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2495 #define CAN_F12R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2496 #define CAN_F12R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2497 #define CAN_F12R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2498 #define CAN_F12R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2499 #define CAN_F12R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2500 #define CAN_F12R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2501 #define CAN_F12R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2502 #define CAN_F12R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2503 #define CAN_F12R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2504 #define CAN_F12R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2505 #define CAN_F12R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2506
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2507 /******************* Bit definition for CAN_F13R1 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2508 #define CAN_F13R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2509 #define CAN_F13R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2510 #define CAN_F13R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2511 #define CAN_F13R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2512 #define CAN_F13R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2513 #define CAN_F13R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2514 #define CAN_F13R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2515 #define CAN_F13R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2516 #define CAN_F13R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2517 #define CAN_F13R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2518 #define CAN_F13R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2519 #define CAN_F13R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2520 #define CAN_F13R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2521 #define CAN_F13R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2522 #define CAN_F13R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2523 #define CAN_F13R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2524 #define CAN_F13R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2525 #define CAN_F13R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2526 #define CAN_F13R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2527 #define CAN_F13R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2528 #define CAN_F13R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2529 #define CAN_F13R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2530 #define CAN_F13R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2531 #define CAN_F13R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2532 #define CAN_F13R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2533 #define CAN_F13R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2534 #define CAN_F13R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2535 #define CAN_F13R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2536 #define CAN_F13R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2537 #define CAN_F13R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2538 #define CAN_F13R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2539 #define CAN_F13R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2540
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2541 /******************* Bit definition for CAN_F0R2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2542 #define CAN_F0R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2543 #define CAN_F0R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2544 #define CAN_F0R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2545 #define CAN_F0R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2546 #define CAN_F0R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2547 #define CAN_F0R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2548 #define CAN_F0R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2549 #define CAN_F0R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2550 #define CAN_F0R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2551 #define CAN_F0R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2552 #define CAN_F0R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2553 #define CAN_F0R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2554 #define CAN_F0R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2555 #define CAN_F0R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2556 #define CAN_F0R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2557 #define CAN_F0R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2558 #define CAN_F0R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2559 #define CAN_F0R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2560 #define CAN_F0R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2561 #define CAN_F0R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2562 #define CAN_F0R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2563 #define CAN_F0R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2564 #define CAN_F0R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2565 #define CAN_F0R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2566 #define CAN_F0R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2567 #define CAN_F0R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2568 #define CAN_F0R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2569 #define CAN_F0R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2570 #define CAN_F0R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2571 #define CAN_F0R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2572 #define CAN_F0R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2573 #define CAN_F0R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2574
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2575 /******************* Bit definition for CAN_F1R2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2576 #define CAN_F1R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2577 #define CAN_F1R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2578 #define CAN_F1R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2579 #define CAN_F1R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2580 #define CAN_F1R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2581 #define CAN_F1R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2582 #define CAN_F1R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2583 #define CAN_F1R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2584 #define CAN_F1R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2585 #define CAN_F1R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2586 #define CAN_F1R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2587 #define CAN_F1R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2588 #define CAN_F1R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2589 #define CAN_F1R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2590 #define CAN_F1R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2591 #define CAN_F1R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2592 #define CAN_F1R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2593 #define CAN_F1R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2594 #define CAN_F1R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2595 #define CAN_F1R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2596 #define CAN_F1R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2597 #define CAN_F1R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2598 #define CAN_F1R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2599 #define CAN_F1R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2600 #define CAN_F1R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2601 #define CAN_F1R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2602 #define CAN_F1R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2603 #define CAN_F1R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2604 #define CAN_F1R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2605 #define CAN_F1R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2606 #define CAN_F1R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2607 #define CAN_F1R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2608
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2609 /******************* Bit definition for CAN_F2R2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2610 #define CAN_F2R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2611 #define CAN_F2R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2612 #define CAN_F2R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2613 #define CAN_F2R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2614 #define CAN_F2R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2615 #define CAN_F2R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2616 #define CAN_F2R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2617 #define CAN_F2R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2618 #define CAN_F2R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2619 #define CAN_F2R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2620 #define CAN_F2R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2621 #define CAN_F2R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2622 #define CAN_F2R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2623 #define CAN_F2R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2624 #define CAN_F2R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2625 #define CAN_F2R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2626 #define CAN_F2R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2627 #define CAN_F2R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2628 #define CAN_F2R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2629 #define CAN_F2R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2630 #define CAN_F2R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2631 #define CAN_F2R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2632 #define CAN_F2R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2633 #define CAN_F2R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2634 #define CAN_F2R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2635 #define CAN_F2R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2636 #define CAN_F2R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2637 #define CAN_F2R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2638 #define CAN_F2R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2639 #define CAN_F2R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2640 #define CAN_F2R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2641 #define CAN_F2R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2642
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2643 /******************* Bit definition for CAN_F3R2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2644 #define CAN_F3R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2645 #define CAN_F3R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2646 #define CAN_F3R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2647 #define CAN_F3R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2648 #define CAN_F3R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2649 #define CAN_F3R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2650 #define CAN_F3R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2651 #define CAN_F3R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2652 #define CAN_F3R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2653 #define CAN_F3R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2654 #define CAN_F3R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2655 #define CAN_F3R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2656 #define CAN_F3R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2657 #define CAN_F3R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2658 #define CAN_F3R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2659 #define CAN_F3R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2660 #define CAN_F3R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2661 #define CAN_F3R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2662 #define CAN_F3R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2663 #define CAN_F3R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2664 #define CAN_F3R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2665 #define CAN_F3R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2666 #define CAN_F3R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2667 #define CAN_F3R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2668 #define CAN_F3R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2669 #define CAN_F3R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2670 #define CAN_F3R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2671 #define CAN_F3R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2672 #define CAN_F3R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2673 #define CAN_F3R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2674 #define CAN_F3R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2675 #define CAN_F3R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2676
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2677 /******************* Bit definition for CAN_F4R2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2678 #define CAN_F4R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2679 #define CAN_F4R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2680 #define CAN_F4R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2681 #define CAN_F4R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2682 #define CAN_F4R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2683 #define CAN_F4R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2684 #define CAN_F4R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2685 #define CAN_F4R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2686 #define CAN_F4R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2687 #define CAN_F4R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2688 #define CAN_F4R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2689 #define CAN_F4R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2690 #define CAN_F4R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2691 #define CAN_F4R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2692 #define CAN_F4R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2693 #define CAN_F4R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2694 #define CAN_F4R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2695 #define CAN_F4R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2696 #define CAN_F4R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2697 #define CAN_F4R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2698 #define CAN_F4R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2699 #define CAN_F4R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2700 #define CAN_F4R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2701 #define CAN_F4R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2702 #define CAN_F4R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2703 #define CAN_F4R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2704 #define CAN_F4R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2705 #define CAN_F4R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2706 #define CAN_F4R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2707 #define CAN_F4R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2708 #define CAN_F4R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2709 #define CAN_F4R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2710
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2711 /******************* Bit definition for CAN_F5R2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2712 #define CAN_F5R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2713 #define CAN_F5R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2714 #define CAN_F5R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2715 #define CAN_F5R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2716 #define CAN_F5R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2717 #define CAN_F5R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2718 #define CAN_F5R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2719 #define CAN_F5R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2720 #define CAN_F5R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2721 #define CAN_F5R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2722 #define CAN_F5R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2723 #define CAN_F5R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2724 #define CAN_F5R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2725 #define CAN_F5R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2726 #define CAN_F5R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2727 #define CAN_F5R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2728 #define CAN_F5R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2729 #define CAN_F5R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2730 #define CAN_F5R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2731 #define CAN_F5R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2732 #define CAN_F5R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2733 #define CAN_F5R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2734 #define CAN_F5R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2735 #define CAN_F5R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2736 #define CAN_F5R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2737 #define CAN_F5R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2738 #define CAN_F5R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2739 #define CAN_F5R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2740 #define CAN_F5R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2741 #define CAN_F5R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2742 #define CAN_F5R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2743 #define CAN_F5R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2744
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2745 /******************* Bit definition for CAN_F6R2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2746 #define CAN_F6R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2747 #define CAN_F6R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2748 #define CAN_F6R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2749 #define CAN_F6R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2750 #define CAN_F6R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2751 #define CAN_F6R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2752 #define CAN_F6R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2753 #define CAN_F6R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2754 #define CAN_F6R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2755 #define CAN_F6R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2756 #define CAN_F6R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2757 #define CAN_F6R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2758 #define CAN_F6R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2759 #define CAN_F6R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2760 #define CAN_F6R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2761 #define CAN_F6R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2762 #define CAN_F6R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2763 #define CAN_F6R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2764 #define CAN_F6R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2765 #define CAN_F6R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2766 #define CAN_F6R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2767 #define CAN_F6R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2768 #define CAN_F6R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2769 #define CAN_F6R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2770 #define CAN_F6R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2771 #define CAN_F6R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2772 #define CAN_F6R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2773 #define CAN_F6R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2774 #define CAN_F6R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2775 #define CAN_F6R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2776 #define CAN_F6R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2777 #define CAN_F6R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2778
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2779 /******************* Bit definition for CAN_F7R2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2780 #define CAN_F7R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2781 #define CAN_F7R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2782 #define CAN_F7R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2783 #define CAN_F7R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2784 #define CAN_F7R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2785 #define CAN_F7R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2786 #define CAN_F7R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2787 #define CAN_F7R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2788 #define CAN_F7R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2789 #define CAN_F7R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2790 #define CAN_F7R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2791 #define CAN_F7R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2792 #define CAN_F7R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2793 #define CAN_F7R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2794 #define CAN_F7R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2795 #define CAN_F7R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2796 #define CAN_F7R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2797 #define CAN_F7R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2798 #define CAN_F7R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2799 #define CAN_F7R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2800 #define CAN_F7R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2801 #define CAN_F7R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2802 #define CAN_F7R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2803 #define CAN_F7R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2804 #define CAN_F7R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2805 #define CAN_F7R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2806 #define CAN_F7R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2807 #define CAN_F7R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2808 #define CAN_F7R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2809 #define CAN_F7R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2810 #define CAN_F7R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2811 #define CAN_F7R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2812
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2813 /******************* Bit definition for CAN_F8R2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2814 #define CAN_F8R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2815 #define CAN_F8R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2816 #define CAN_F8R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2817 #define CAN_F8R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2818 #define CAN_F8R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2819 #define CAN_F8R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2820 #define CAN_F8R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2821 #define CAN_F8R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2822 #define CAN_F8R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2823 #define CAN_F8R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2824 #define CAN_F8R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2825 #define CAN_F8R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2826 #define CAN_F8R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2827 #define CAN_F8R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2828 #define CAN_F8R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2829 #define CAN_F8R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2830 #define CAN_F8R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2831 #define CAN_F8R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2832 #define CAN_F8R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2833 #define CAN_F8R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2834 #define CAN_F8R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2835 #define CAN_F8R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2836 #define CAN_F8R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2837 #define CAN_F8R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2838 #define CAN_F8R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2839 #define CAN_F8R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2840 #define CAN_F8R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2841 #define CAN_F8R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2842 #define CAN_F8R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2843 #define CAN_F8R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2844 #define CAN_F8R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2845 #define CAN_F8R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2846
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2847 /******************* Bit definition for CAN_F9R2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2848 #define CAN_F9R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2849 #define CAN_F9R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2850 #define CAN_F9R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2851 #define CAN_F9R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2852 #define CAN_F9R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2853 #define CAN_F9R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2854 #define CAN_F9R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2855 #define CAN_F9R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2856 #define CAN_F9R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2857 #define CAN_F9R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2858 #define CAN_F9R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2859 #define CAN_F9R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2860 #define CAN_F9R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2861 #define CAN_F9R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2862 #define CAN_F9R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2863 #define CAN_F9R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2864 #define CAN_F9R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2865 #define CAN_F9R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2866 #define CAN_F9R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2867 #define CAN_F9R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2868 #define CAN_F9R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2869 #define CAN_F9R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2870 #define CAN_F9R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2871 #define CAN_F9R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2872 #define CAN_F9R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2873 #define CAN_F9R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2874 #define CAN_F9R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2875 #define CAN_F9R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2876 #define CAN_F9R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2877 #define CAN_F9R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2878 #define CAN_F9R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2879 #define CAN_F9R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2880
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2881 /******************* Bit definition for CAN_F10R2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2882 #define CAN_F10R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2883 #define CAN_F10R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2884 #define CAN_F10R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2885 #define CAN_F10R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2886 #define CAN_F10R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2887 #define CAN_F10R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2888 #define CAN_F10R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2889 #define CAN_F10R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2890 #define CAN_F10R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2891 #define CAN_F10R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2892 #define CAN_F10R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2893 #define CAN_F10R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2894 #define CAN_F10R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2895 #define CAN_F10R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2896 #define CAN_F10R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2897 #define CAN_F10R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2898 #define CAN_F10R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2899 #define CAN_F10R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2900 #define CAN_F10R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2901 #define CAN_F10R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2902 #define CAN_F10R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2903 #define CAN_F10R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2904 #define CAN_F10R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2905 #define CAN_F10R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2906 #define CAN_F10R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2907 #define CAN_F10R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2908 #define CAN_F10R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2909 #define CAN_F10R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2910 #define CAN_F10R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2911 #define CAN_F10R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2912 #define CAN_F10R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2913 #define CAN_F10R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2914
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2915 /******************* Bit definition for CAN_F11R2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2916 #define CAN_F11R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2917 #define CAN_F11R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2918 #define CAN_F11R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2919 #define CAN_F11R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2920 #define CAN_F11R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2921 #define CAN_F11R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2922 #define CAN_F11R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2923 #define CAN_F11R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2924 #define CAN_F11R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2925 #define CAN_F11R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2926 #define CAN_F11R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2927 #define CAN_F11R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2928 #define CAN_F11R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2929 #define CAN_F11R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2930 #define CAN_F11R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2931 #define CAN_F11R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2932 #define CAN_F11R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2933 #define CAN_F11R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2934 #define CAN_F11R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2935 #define CAN_F11R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2936 #define CAN_F11R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2937 #define CAN_F11R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2938 #define CAN_F11R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2939 #define CAN_F11R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2940 #define CAN_F11R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2941 #define CAN_F11R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2942 #define CAN_F11R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2943 #define CAN_F11R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2944 #define CAN_F11R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2945 #define CAN_F11R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2946 #define CAN_F11R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2947 #define CAN_F11R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2948
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2949 /******************* Bit definition for CAN_F12R2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2950 #define CAN_F12R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2951 #define CAN_F12R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2952 #define CAN_F12R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2953 #define CAN_F12R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2954 #define CAN_F12R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2955 #define CAN_F12R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2956 #define CAN_F12R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2957 #define CAN_F12R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2958 #define CAN_F12R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2959 #define CAN_F12R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2960 #define CAN_F12R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2961 #define CAN_F12R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2962 #define CAN_F12R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2963 #define CAN_F12R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2964 #define CAN_F12R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2965 #define CAN_F12R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2966 #define CAN_F12R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2967 #define CAN_F12R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2968 #define CAN_F12R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2969 #define CAN_F12R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2970 #define CAN_F12R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2971 #define CAN_F12R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2972 #define CAN_F12R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2973 #define CAN_F12R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2974 #define CAN_F12R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2975 #define CAN_F12R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2976 #define CAN_F12R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2977 #define CAN_F12R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2978 #define CAN_F12R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2979 #define CAN_F12R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2980 #define CAN_F12R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2981 #define CAN_F12R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2982
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2983 /******************* Bit definition for CAN_F13R2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2984 #define CAN_F13R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2985 #define CAN_F13R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2986 #define CAN_F13R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2987 #define CAN_F13R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2988 #define CAN_F13R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2989 #define CAN_F13R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2990 #define CAN_F13R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2991 #define CAN_F13R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2992 #define CAN_F13R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2993 #define CAN_F13R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2994 #define CAN_F13R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2995 #define CAN_F13R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2996 #define CAN_F13R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2997 #define CAN_F13R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2998 #define CAN_F13R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
2999 #define CAN_F13R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3000 #define CAN_F13R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3001 #define CAN_F13R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3002 #define CAN_F13R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3003 #define CAN_F13R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3004 #define CAN_F13R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3005 #define CAN_F13R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3006 #define CAN_F13R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3007 #define CAN_F13R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3008 #define CAN_F13R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3009 #define CAN_F13R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3010 #define CAN_F13R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3011 #define CAN_F13R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3012 #define CAN_F13R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3013 #define CAN_F13R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3014 #define CAN_F13R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3015 #define CAN_F13R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3016
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3017 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3018 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3019 /* CRC calculation unit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3020 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3021 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3022 /******************* Bit definition for CRC_DR register *********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3023 #define CRC_DR_DR ((uint32_t)0xFFFFFFFF) /*!< Data register bits */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3024
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3025
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3026 /******************* Bit definition for CRC_IDR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3027 #define CRC_IDR_IDR ((uint32_t)0xFF) /*!< General-purpose 8-bit data register bits */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3028
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3029
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3030 /******************** Bit definition for CRC_CR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3031 #define CRC_CR_RESET ((uint32_t)0x01) /*!< RESET bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3032
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3033 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3034 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3035 /* Digital to Analog Converter */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3036 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3037 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3038 /******************** Bit definition for DAC_CR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3039 #define DAC_CR_EN1 ((uint32_t)0x00000001) /*!<DAC channel1 enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3040 #define DAC_CR_BOFF1 ((uint32_t)0x00000002) /*!<DAC channel1 output buffer disable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3041 #define DAC_CR_TEN1 ((uint32_t)0x00000004) /*!<DAC channel1 Trigger enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3042
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3043 #define DAC_CR_TSEL1 ((uint32_t)0x00000038) /*!<TSEL1[2:0] (DAC channel1 Trigger selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3044 #define DAC_CR_TSEL1_0 ((uint32_t)0x00000008) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3045 #define DAC_CR_TSEL1_1 ((uint32_t)0x00000010) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3046 #define DAC_CR_TSEL1_2 ((uint32_t)0x00000020) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3047
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3048 #define DAC_CR_WAVE1 ((uint32_t)0x000000C0) /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3049 #define DAC_CR_WAVE1_0 ((uint32_t)0x00000040) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3050 #define DAC_CR_WAVE1_1 ((uint32_t)0x00000080) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3051
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3052 #define DAC_CR_MAMP1 ((uint32_t)0x00000F00) /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3053 #define DAC_CR_MAMP1_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3054 #define DAC_CR_MAMP1_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3055 #define DAC_CR_MAMP1_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3056 #define DAC_CR_MAMP1_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3057
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3058 #define DAC_CR_DMAEN1 ((uint32_t)0x00001000) /*!<DAC channel1 DMA enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3059 #define DAC_CR_EN2 ((uint32_t)0x00010000) /*!<DAC channel2 enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3060 #define DAC_CR_BOFF2 ((uint32_t)0x00020000) /*!<DAC channel2 output buffer disable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3061 #define DAC_CR_TEN2 ((uint32_t)0x00040000) /*!<DAC channel2 Trigger enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3062
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3063 #define DAC_CR_TSEL2 ((uint32_t)0x00380000) /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3064 #define DAC_CR_TSEL2_0 ((uint32_t)0x00080000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3065 #define DAC_CR_TSEL2_1 ((uint32_t)0x00100000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3066 #define DAC_CR_TSEL2_2 ((uint32_t)0x00200000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3067
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3068 #define DAC_CR_WAVE2 ((uint32_t)0x00C00000) /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3069 #define DAC_CR_WAVE2_0 ((uint32_t)0x00400000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3070 #define DAC_CR_WAVE2_1 ((uint32_t)0x00800000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3071
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3072 #define DAC_CR_MAMP2 ((uint32_t)0x0F000000) /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3073 #define DAC_CR_MAMP2_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3074 #define DAC_CR_MAMP2_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3075 #define DAC_CR_MAMP2_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3076 #define DAC_CR_MAMP2_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3077
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3078 #define DAC_CR_DMAEN2 ((uint32_t)0x10000000) /*!<DAC channel2 DMA enabled */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3079
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3080 /***************** Bit definition for DAC_SWTRIGR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3081 #define DAC_SWTRIGR_SWTRIG1 ((uint32_t)0x01) /*!<DAC channel1 software trigger */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3082 #define DAC_SWTRIGR_SWTRIG2 ((uint32_t)0x02) /*!<DAC channel2 software trigger */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3083
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3084 /***************** Bit definition for DAC_DHR12R1 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3085 #define DAC_DHR12R1_DACC1DHR ((uint32_t)0x0FFF) /*!<DAC channel1 12-bit Right aligned data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3086
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3087 /***************** Bit definition for DAC_DHR12L1 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3088 #define DAC_DHR12L1_DACC1DHR ((uint32_t)0xFFF0) /*!<DAC channel1 12-bit Left aligned data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3089
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3090 /****************** Bit definition for DAC_DHR8R1 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3091 #define DAC_DHR8R1_DACC1DHR ((uint32_t)0xFF) /*!<DAC channel1 8-bit Right aligned data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3092
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3093 /***************** Bit definition for DAC_DHR12R2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3094 #define DAC_DHR12R2_DACC2DHR ((uint32_t)0x0FFF) /*!<DAC channel2 12-bit Right aligned data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3095
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3096 /***************** Bit definition for DAC_DHR12L2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3097 #define DAC_DHR12L2_DACC2DHR ((uint32_t)0xFFF0) /*!<DAC channel2 12-bit Left aligned data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3098
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3099 /****************** Bit definition for DAC_DHR8R2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3100 #define DAC_DHR8R2_DACC2DHR ((uint32_t)0xFF) /*!<DAC channel2 8-bit Right aligned data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3101
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3102 /***************** Bit definition for DAC_DHR12RD register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3103 #define DAC_DHR12RD_DACC1DHR ((uint32_t)0x00000FFF) /*!<DAC channel1 12-bit Right aligned data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3104 #define DAC_DHR12RD_DACC2DHR ((uint32_t)0x0FFF0000) /*!<DAC channel2 12-bit Right aligned data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3105
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3106 /***************** Bit definition for DAC_DHR12LD register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3107 #define DAC_DHR12LD_DACC1DHR ((uint32_t)0x0000FFF0) /*!<DAC channel1 12-bit Left aligned data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3108 #define DAC_DHR12LD_DACC2DHR ((uint32_t)0xFFF00000) /*!<DAC channel2 12-bit Left aligned data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3109
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3110 /****************** Bit definition for DAC_DHR8RD register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3111 #define DAC_DHR8RD_DACC1DHR ((uint32_t)0x00FF) /*!<DAC channel1 8-bit Right aligned data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3112 #define DAC_DHR8RD_DACC2DHR ((uint32_t)0xFF00) /*!<DAC channel2 8-bit Right aligned data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3113
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3114 /******************* Bit definition for DAC_DOR1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3115 #define DAC_DOR1_DACC1DOR ((uint32_t)0x0FFF) /*!<DAC channel1 data output */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3116
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3117 /******************* Bit definition for DAC_DOR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3118 #define DAC_DOR2_DACC2DOR ((uint32_t)0x0FFF) /*!<DAC channel2 data output */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3119
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3120 /******************** Bit definition for DAC_SR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3121 #define DAC_SR_DMAUDR1 ((uint32_t)0x00002000) /*!<DAC channel1 DMA underrun flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3122 #define DAC_SR_DMAUDR2 ((uint32_t)0x20000000) /*!<DAC channel2 DMA underrun flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3123
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3124 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3125 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3126 /* Debug MCU */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3127 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3128 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3129
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3130 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3131 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3132 /* DCMI */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3133 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3134 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3135 /******************** Bits definition for DCMI_CR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3136 #define DCMI_CR_CAPTURE ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3137 #define DCMI_CR_CM ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3138 #define DCMI_CR_CROP ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3139 #define DCMI_CR_JPEG ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3140 #define DCMI_CR_ESS ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3141 #define DCMI_CR_PCKPOL ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3142 #define DCMI_CR_HSPOL ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3143 #define DCMI_CR_VSPOL ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3144 #define DCMI_CR_FCRC_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3145 #define DCMI_CR_FCRC_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3146 #define DCMI_CR_EDM_0 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3147 #define DCMI_CR_EDM_1 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3148 #define DCMI_CR_CRE ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3149 #define DCMI_CR_ENABLE ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3150
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3151 /******************** Bits definition for DCMI_SR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3152 #define DCMI_SR_HSYNC ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3153 #define DCMI_SR_VSYNC ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3154 #define DCMI_SR_FNE ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3155
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3156 /******************** Bits definition for DCMI_RISR register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3157 #define DCMI_RISR_FRAME_RIS ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3158 #define DCMI_RISR_OVF_RIS ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3159 #define DCMI_RISR_ERR_RIS ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3160 #define DCMI_RISR_VSYNC_RIS ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3161 #define DCMI_RISR_LINE_RIS ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3162
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3163 /******************** Bits definition for DCMI_IER register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3164 #define DCMI_IER_FRAME_IE ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3165 #define DCMI_IER_OVF_IE ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3166 #define DCMI_IER_ERR_IE ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3167 #define DCMI_IER_VSYNC_IE ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3168 #define DCMI_IER_LINE_IE ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3169
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3170 /******************** Bits definition for DCMI_MISR register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3171 #define DCMI_MISR_FRAME_MIS ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3172 #define DCMI_MISR_OVF_MIS ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3173 #define DCMI_MISR_ERR_MIS ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3174 #define DCMI_MISR_VSYNC_MIS ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3175 #define DCMI_MISR_LINE_MIS ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3176
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3177 /******************** Bits definition for DCMI_ICR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3178 #define DCMI_ICR_FRAME_ISC ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3179 #define DCMI_ICR_OVF_ISC ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3180 #define DCMI_ICR_ERR_ISC ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3181 #define DCMI_ICR_VSYNC_ISC ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3182 #define DCMI_ICR_LINE_ISC ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3183
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3184 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3185 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3186 /* DMA Controller */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3187 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3188 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3189 /******************** Bits definition for DMA_SxCR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3190 #define DMA_SxCR_CHSEL ((uint32_t)0x0E000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3191 #define DMA_SxCR_CHSEL_0 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3192 #define DMA_SxCR_CHSEL_1 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3193 #define DMA_SxCR_CHSEL_2 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3194 #define DMA_SxCR_MBURST ((uint32_t)0x01800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3195 #define DMA_SxCR_MBURST_0 ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3196 #define DMA_SxCR_MBURST_1 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3197 #define DMA_SxCR_PBURST ((uint32_t)0x00600000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3198 #define DMA_SxCR_PBURST_0 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3199 #define DMA_SxCR_PBURST_1 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3200 #define DMA_SxCR_ACK ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3201 #define DMA_SxCR_CT ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3202 #define DMA_SxCR_DBM ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3203 #define DMA_SxCR_PL ((uint32_t)0x00030000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3204 #define DMA_SxCR_PL_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3205 #define DMA_SxCR_PL_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3206 #define DMA_SxCR_PINCOS ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3207 #define DMA_SxCR_MSIZE ((uint32_t)0x00006000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3208 #define DMA_SxCR_MSIZE_0 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3209 #define DMA_SxCR_MSIZE_1 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3210 #define DMA_SxCR_PSIZE ((uint32_t)0x00001800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3211 #define DMA_SxCR_PSIZE_0 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3212 #define DMA_SxCR_PSIZE_1 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3213 #define DMA_SxCR_MINC ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3214 #define DMA_SxCR_PINC ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3215 #define DMA_SxCR_CIRC ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3216 #define DMA_SxCR_DIR ((uint32_t)0x000000C0)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3217 #define DMA_SxCR_DIR_0 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3218 #define DMA_SxCR_DIR_1 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3219 #define DMA_SxCR_PFCTRL ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3220 #define DMA_SxCR_TCIE ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3221 #define DMA_SxCR_HTIE ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3222 #define DMA_SxCR_TEIE ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3223 #define DMA_SxCR_DMEIE ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3224 #define DMA_SxCR_EN ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3225
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3226 /******************** Bits definition for DMA_SxCNDTR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3227 #define DMA_SxNDT ((uint32_t)0x0000FFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3228 #define DMA_SxNDT_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3229 #define DMA_SxNDT_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3230 #define DMA_SxNDT_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3231 #define DMA_SxNDT_3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3232 #define DMA_SxNDT_4 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3233 #define DMA_SxNDT_5 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3234 #define DMA_SxNDT_6 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3235 #define DMA_SxNDT_7 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3236 #define DMA_SxNDT_8 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3237 #define DMA_SxNDT_9 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3238 #define DMA_SxNDT_10 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3239 #define DMA_SxNDT_11 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3240 #define DMA_SxNDT_12 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3241 #define DMA_SxNDT_13 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3242 #define DMA_SxNDT_14 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3243 #define DMA_SxNDT_15 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3244
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3245 /******************** Bits definition for DMA_SxFCR register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3246 #define DMA_SxFCR_FEIE ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3247 #define DMA_SxFCR_FS ((uint32_t)0x00000038)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3248 #define DMA_SxFCR_FS_0 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3249 #define DMA_SxFCR_FS_1 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3250 #define DMA_SxFCR_FS_2 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3251 #define DMA_SxFCR_DMDIS ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3252 #define DMA_SxFCR_FTH ((uint32_t)0x00000003)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3253 #define DMA_SxFCR_FTH_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3254 #define DMA_SxFCR_FTH_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3255
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3256 /******************** Bits definition for DMA_LISR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3257 #define DMA_LISR_TCIF3 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3258 #define DMA_LISR_HTIF3 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3259 #define DMA_LISR_TEIF3 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3260 #define DMA_LISR_DMEIF3 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3261 #define DMA_LISR_FEIF3 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3262 #define DMA_LISR_TCIF2 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3263 #define DMA_LISR_HTIF2 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3264 #define DMA_LISR_TEIF2 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3265 #define DMA_LISR_DMEIF2 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3266 #define DMA_LISR_FEIF2 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3267 #define DMA_LISR_TCIF1 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3268 #define DMA_LISR_HTIF1 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3269 #define DMA_LISR_TEIF1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3270 #define DMA_LISR_DMEIF1 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3271 #define DMA_LISR_FEIF1 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3272 #define DMA_LISR_TCIF0 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3273 #define DMA_LISR_HTIF0 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3274 #define DMA_LISR_TEIF0 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3275 #define DMA_LISR_DMEIF0 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3276 #define DMA_LISR_FEIF0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3277
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3278 /******************** Bits definition for DMA_HISR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3279 #define DMA_HISR_TCIF7 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3280 #define DMA_HISR_HTIF7 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3281 #define DMA_HISR_TEIF7 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3282 #define DMA_HISR_DMEIF7 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3283 #define DMA_HISR_FEIF7 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3284 #define DMA_HISR_TCIF6 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3285 #define DMA_HISR_HTIF6 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3286 #define DMA_HISR_TEIF6 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3287 #define DMA_HISR_DMEIF6 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3288 #define DMA_HISR_FEIF6 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3289 #define DMA_HISR_TCIF5 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3290 #define DMA_HISR_HTIF5 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3291 #define DMA_HISR_TEIF5 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3292 #define DMA_HISR_DMEIF5 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3293 #define DMA_HISR_FEIF5 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3294 #define DMA_HISR_TCIF4 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3295 #define DMA_HISR_HTIF4 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3296 #define DMA_HISR_TEIF4 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3297 #define DMA_HISR_DMEIF4 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3298 #define DMA_HISR_FEIF4 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3299
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3300 /******************** Bits definition for DMA_LIFCR register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3301 #define DMA_LIFCR_CTCIF3 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3302 #define DMA_LIFCR_CHTIF3 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3303 #define DMA_LIFCR_CTEIF3 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3304 #define DMA_LIFCR_CDMEIF3 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3305 #define DMA_LIFCR_CFEIF3 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3306 #define DMA_LIFCR_CTCIF2 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3307 #define DMA_LIFCR_CHTIF2 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3308 #define DMA_LIFCR_CTEIF2 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3309 #define DMA_LIFCR_CDMEIF2 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3310 #define DMA_LIFCR_CFEIF2 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3311 #define DMA_LIFCR_CTCIF1 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3312 #define DMA_LIFCR_CHTIF1 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3313 #define DMA_LIFCR_CTEIF1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3314 #define DMA_LIFCR_CDMEIF1 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3315 #define DMA_LIFCR_CFEIF1 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3316 #define DMA_LIFCR_CTCIF0 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3317 #define DMA_LIFCR_CHTIF0 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3318 #define DMA_LIFCR_CTEIF0 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3319 #define DMA_LIFCR_CDMEIF0 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3320 #define DMA_LIFCR_CFEIF0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3321
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3322 /******************** Bits definition for DMA_HIFCR register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3323 #define DMA_HIFCR_CTCIF7 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3324 #define DMA_HIFCR_CHTIF7 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3325 #define DMA_HIFCR_CTEIF7 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3326 #define DMA_HIFCR_CDMEIF7 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3327 #define DMA_HIFCR_CFEIF7 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3328 #define DMA_HIFCR_CTCIF6 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3329 #define DMA_HIFCR_CHTIF6 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3330 #define DMA_HIFCR_CTEIF6 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3331 #define DMA_HIFCR_CDMEIF6 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3332 #define DMA_HIFCR_CFEIF6 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3333 #define DMA_HIFCR_CTCIF5 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3334 #define DMA_HIFCR_CHTIF5 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3335 #define DMA_HIFCR_CTEIF5 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3336 #define DMA_HIFCR_CDMEIF5 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3337 #define DMA_HIFCR_CFEIF5 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3338 #define DMA_HIFCR_CTCIF4 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3339 #define DMA_HIFCR_CHTIF4 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3340 #define DMA_HIFCR_CTEIF4 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3341 #define DMA_HIFCR_CDMEIF4 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3342 #define DMA_HIFCR_CFEIF4 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3343
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3344
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3345 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3346 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3347 /* AHB Master DMA2D Controller (DMA2D) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3348 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3349 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3350
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3351 /******************** Bit definition for DMA2D_CR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3352
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3353 #define DMA2D_CR_START ((uint32_t)0x00000001) /*!< Start transfer */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3354 #define DMA2D_CR_SUSP ((uint32_t)0x00000002) /*!< Suspend transfer */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3355 #define DMA2D_CR_ABORT ((uint32_t)0x00000004) /*!< Abort transfer */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3356 #define DMA2D_CR_TEIE ((uint32_t)0x00000100) /*!< Transfer Error Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3357 #define DMA2D_CR_TCIE ((uint32_t)0x00000200) /*!< Transfer Complete Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3358 #define DMA2D_CR_TWIE ((uint32_t)0x00000400) /*!< Transfer Watermark Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3359 #define DMA2D_CR_CAEIE ((uint32_t)0x00000800) /*!< CLUT Access Error Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3360 #define DMA2D_CR_CTCIE ((uint32_t)0x00001000) /*!< CLUT Transfer Complete Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3361 #define DMA2D_CR_CEIE ((uint32_t)0x00002000) /*!< Configuration Error Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3362 #define DMA2D_CR_MODE ((uint32_t)0x00030000) /*!< DMA2D Mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3363
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3364 /******************** Bit definition for DMA2D_ISR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3365
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3366 #define DMA2D_ISR_TEIF ((uint32_t)0x00000001) /*!< Transfer Error Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3367 #define DMA2D_ISR_TCIF ((uint32_t)0x00000002) /*!< Transfer Complete Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3368 #define DMA2D_ISR_TWIF ((uint32_t)0x00000004) /*!< Transfer Watermark Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3369 #define DMA2D_ISR_CAEIF ((uint32_t)0x00000008) /*!< CLUT Access Error Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3370 #define DMA2D_ISR_CTCIF ((uint32_t)0x00000010) /*!< CLUT Transfer Complete Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3371 #define DMA2D_ISR_CEIF ((uint32_t)0x00000020) /*!< Configuration Error Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3372
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3373 /******************** Bit definition for DMA2D_IFSR register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3374
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3375 #define DMA2D_IFSR_CTEIF ((uint32_t)0x00000001) /*!< Clears Transfer Error Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3376 #define DMA2D_IFSR_CTCIF ((uint32_t)0x00000002) /*!< Clears Transfer Complete Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3377 #define DMA2D_IFSR_CTWIF ((uint32_t)0x00000004) /*!< Clears Transfer Watermark Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3378 #define DMA2D_IFSR_CCAEIF ((uint32_t)0x00000008) /*!< Clears CLUT Access Error Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3379 #define DMA2D_IFSR_CCTCIF ((uint32_t)0x00000010) /*!< Clears CLUT Transfer Complete Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3380 #define DMA2D_IFSR_CCEIF ((uint32_t)0x00000020) /*!< Clears Configuration Error Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3381
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3382 /******************** Bit definition for DMA2D_FGMAR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3383
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3384 #define DMA2D_FGMAR_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3385
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3386 /******************** Bit definition for DMA2D_FGOR register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3387
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3388 #define DMA2D_FGOR_LO ((uint32_t)0x00003FFF) /*!< Line Offset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3389
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3390 /******************** Bit definition for DMA2D_BGMAR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3391
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3392 #define DMA2D_BGMAR_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3393
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3394 /******************** Bit definition for DMA2D_BGOR register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3395
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3396 #define DMA2D_BGOR_LO ((uint32_t)0x00003FFF) /*!< Line Offset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3397
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3398 /******************** Bit definition for DMA2D_FGPFCCR register *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3399
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3400 #define DMA2D_FGPFCCR_CM ((uint32_t)0x0000000F) /*!< Color mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3401 #define DMA2D_FGPFCCR_CCM ((uint32_t)0x00000010) /*!< CLUT Color mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3402 #define DMA2D_FGPFCCR_START ((uint32_t)0x00000020) /*!< Start */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3403 #define DMA2D_FGPFCCR_CS ((uint32_t)0x0000FF00) /*!< CLUT size */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3404 #define DMA2D_FGPFCCR_AM ((uint32_t)0x00030000) /*!< Alpha mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3405 #define DMA2D_FGPFCCR_ALPHA ((uint32_t)0xFF000000) /*!< Alpha value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3406
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3407 /******************** Bit definition for DMA2D_FGCOLR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3408
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3409 #define DMA2D_FGCOLR_BLUE ((uint32_t)0x000000FF) /*!< Blue Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3410 #define DMA2D_FGCOLR_GREEN ((uint32_t)0x0000FF00) /*!< Green Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3411 #define DMA2D_FGCOLR_RED ((uint32_t)0x00FF0000) /*!< Red Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3412
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3413 /******************** Bit definition for DMA2D_BGPFCCR register *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3414
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3415 #define DMA2D_BGPFCCR_CM ((uint32_t)0x0000000F) /*!< Color mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3416 #define DMA2D_BGPFCCR_CCM ((uint32_t)0x00000010) /*!< CLUT Color mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3417 #define DMA2D_BGPFCCR_START ((uint32_t)0x00000020) /*!< Start */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3418 #define DMA2D_BGPFCCR_CS ((uint32_t)0x0000FF00) /*!< CLUT size */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3419 #define DMA2D_BGPFCCR_AM ((uint32_t)0x00030000) /*!< Alpha Mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3420 #define DMA2D_BGPFCCR_ALPHA ((uint32_t)0xFF000000) /*!< Alpha value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3421
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3422 /******************** Bit definition for DMA2D_BGCOLR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3423
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3424 #define DMA2D_BGCOLR_BLUE ((uint32_t)0x000000FF) /*!< Blue Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3425 #define DMA2D_BGCOLR_GREEN ((uint32_t)0x0000FF00) /*!< Green Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3426 #define DMA2D_BGCOLR_RED ((uint32_t)0x00FF0000) /*!< Red Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3427
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3428 /******************** Bit definition for DMA2D_FGCMAR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3429
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3430 #define DMA2D_FGCMAR_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3431
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3432 /******************** Bit definition for DMA2D_BGCMAR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3433
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3434 #define DMA2D_BGCMAR_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3435
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3436 /******************** Bit definition for DMA2D_OPFCCR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3437
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3438 #define DMA2D_OPFCCR_CM ((uint32_t)0x00000007) /*!< Color mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3439
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3440 /******************** Bit definition for DMA2D_OCOLR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3441
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3442 /*!<Mode_ARGB8888/RGB888 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3443
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3444 #define DMA2D_OCOLR_BLUE_1 ((uint32_t)0x000000FF) /*!< BLUE Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3445 #define DMA2D_OCOLR_GREEN_1 ((uint32_t)0x0000FF00) /*!< GREEN Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3446 #define DMA2D_OCOLR_RED_1 ((uint32_t)0x00FF0000) /*!< Red Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3447 #define DMA2D_OCOLR_ALPHA_1 ((uint32_t)0xFF000000) /*!< Alpha Channel Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3448
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3449 /*!<Mode_RGB565 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3450 #define DMA2D_OCOLR_BLUE_2 ((uint32_t)0x0000001F) /*!< BLUE Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3451 #define DMA2D_OCOLR_GREEN_2 ((uint32_t)0x000007E0) /*!< GREEN Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3452 #define DMA2D_OCOLR_RED_2 ((uint32_t)0x0000F800) /*!< Red Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3453
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3454 /*!<Mode_ARGB1555 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3455 #define DMA2D_OCOLR_BLUE_3 ((uint32_t)0x0000001F) /*!< BLUE Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3456 #define DMA2D_OCOLR_GREEN_3 ((uint32_t)0x000003E0) /*!< GREEN Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3457 #define DMA2D_OCOLR_RED_3 ((uint32_t)0x00007C00) /*!< Red Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3458 #define DMA2D_OCOLR_ALPHA_3 ((uint32_t)0x00008000) /*!< Alpha Channel Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3459
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3460 /*!<Mode_ARGB4444 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3461 #define DMA2D_OCOLR_BLUE_4 ((uint32_t)0x0000000F) /*!< BLUE Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3462 #define DMA2D_OCOLR_GREEN_4 ((uint32_t)0x000000F0) /*!< GREEN Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3463 #define DMA2D_OCOLR_RED_4 ((uint32_t)0x00000F00) /*!< Red Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3464 #define DMA2D_OCOLR_ALPHA_4 ((uint32_t)0x0000F000) /*!< Alpha Channel Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3465
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3466 /******************** Bit definition for DMA2D_OMAR register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3467
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3468 #define DMA2D_OMAR_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3469
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3470 /******************** Bit definition for DMA2D_OOR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3471
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3472 #define DMA2D_OOR_LO ((uint32_t)0x00003FFF) /*!< Line Offset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3473
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3474 /******************** Bit definition for DMA2D_NLR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3475
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3476 #define DMA2D_NLR_NL ((uint32_t)0x0000FFFF) /*!< Number of Lines */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3477 #define DMA2D_NLR_PL ((uint32_t)0x3FFF0000) /*!< Pixel per Lines */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3478
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3479 /******************** Bit definition for DMA2D_LWR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3480
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3481 #define DMA2D_LWR_LW ((uint32_t)0x0000FFFF) /*!< Line Watermark */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3482
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3483 /******************** Bit definition for DMA2D_AMTCR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3484
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3485 #define DMA2D_AMTCR_EN ((uint32_t)0x00000001) /*!< Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3486 #define DMA2D_AMTCR_DT ((uint32_t)0x0000FF00) /*!< Dead Time */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3487
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3488
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3489 /******************** Bit definition for DMA2D_FGCLUT register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3490
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3491 /******************** Bit definition for DMA2D_BGCLUT register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3492
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3493
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3494
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3495 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3496 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3497 /* External Interrupt/Event Controller */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3498 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3499 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3500 /******************* Bit definition for EXTI_IMR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3501 #define EXTI_IMR_MR0 ((uint32_t)0x00000001) /*!< Interrupt Mask on line 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3502 #define EXTI_IMR_MR1 ((uint32_t)0x00000002) /*!< Interrupt Mask on line 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3503 #define EXTI_IMR_MR2 ((uint32_t)0x00000004) /*!< Interrupt Mask on line 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3504 #define EXTI_IMR_MR3 ((uint32_t)0x00000008) /*!< Interrupt Mask on line 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3505 #define EXTI_IMR_MR4 ((uint32_t)0x00000010) /*!< Interrupt Mask on line 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3506 #define EXTI_IMR_MR5 ((uint32_t)0x00000020) /*!< Interrupt Mask on line 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3507 #define EXTI_IMR_MR6 ((uint32_t)0x00000040) /*!< Interrupt Mask on line 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3508 #define EXTI_IMR_MR7 ((uint32_t)0x00000080) /*!< Interrupt Mask on line 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3509 #define EXTI_IMR_MR8 ((uint32_t)0x00000100) /*!< Interrupt Mask on line 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3510 #define EXTI_IMR_MR9 ((uint32_t)0x00000200) /*!< Interrupt Mask on line 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3511 #define EXTI_IMR_MR10 ((uint32_t)0x00000400) /*!< Interrupt Mask on line 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3512 #define EXTI_IMR_MR11 ((uint32_t)0x00000800) /*!< Interrupt Mask on line 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3513 #define EXTI_IMR_MR12 ((uint32_t)0x00001000) /*!< Interrupt Mask on line 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3514 #define EXTI_IMR_MR13 ((uint32_t)0x00002000) /*!< Interrupt Mask on line 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3515 #define EXTI_IMR_MR14 ((uint32_t)0x00004000) /*!< Interrupt Mask on line 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3516 #define EXTI_IMR_MR15 ((uint32_t)0x00008000) /*!< Interrupt Mask on line 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3517 #define EXTI_IMR_MR16 ((uint32_t)0x00010000) /*!< Interrupt Mask on line 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3518 #define EXTI_IMR_MR17 ((uint32_t)0x00020000) /*!< Interrupt Mask on line 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3519 #define EXTI_IMR_MR18 ((uint32_t)0x00040000) /*!< Interrupt Mask on line 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3520 #define EXTI_IMR_MR19 ((uint32_t)0x00080000) /*!< Interrupt Mask on line 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3521
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3522 /******************* Bit definition for EXTI_EMR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3523 #define EXTI_EMR_MR0 ((uint32_t)0x00000001) /*!< Event Mask on line 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3524 #define EXTI_EMR_MR1 ((uint32_t)0x00000002) /*!< Event Mask on line 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3525 #define EXTI_EMR_MR2 ((uint32_t)0x00000004) /*!< Event Mask on line 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3526 #define EXTI_EMR_MR3 ((uint32_t)0x00000008) /*!< Event Mask on line 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3527 #define EXTI_EMR_MR4 ((uint32_t)0x00000010) /*!< Event Mask on line 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3528 #define EXTI_EMR_MR5 ((uint32_t)0x00000020) /*!< Event Mask on line 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3529 #define EXTI_EMR_MR6 ((uint32_t)0x00000040) /*!< Event Mask on line 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3530 #define EXTI_EMR_MR7 ((uint32_t)0x00000080) /*!< Event Mask on line 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3531 #define EXTI_EMR_MR8 ((uint32_t)0x00000100) /*!< Event Mask on line 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3532 #define EXTI_EMR_MR9 ((uint32_t)0x00000200) /*!< Event Mask on line 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3533 #define EXTI_EMR_MR10 ((uint32_t)0x00000400) /*!< Event Mask on line 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3534 #define EXTI_EMR_MR11 ((uint32_t)0x00000800) /*!< Event Mask on line 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3535 #define EXTI_EMR_MR12 ((uint32_t)0x00001000) /*!< Event Mask on line 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3536 #define EXTI_EMR_MR13 ((uint32_t)0x00002000) /*!< Event Mask on line 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3537 #define EXTI_EMR_MR14 ((uint32_t)0x00004000) /*!< Event Mask on line 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3538 #define EXTI_EMR_MR15 ((uint32_t)0x00008000) /*!< Event Mask on line 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3539 #define EXTI_EMR_MR16 ((uint32_t)0x00010000) /*!< Event Mask on line 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3540 #define EXTI_EMR_MR17 ((uint32_t)0x00020000) /*!< Event Mask on line 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3541 #define EXTI_EMR_MR18 ((uint32_t)0x00040000) /*!< Event Mask on line 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3542 #define EXTI_EMR_MR19 ((uint32_t)0x00080000) /*!< Event Mask on line 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3543
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3544 /****************** Bit definition for EXTI_RTSR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3545 #define EXTI_RTSR_TR0 ((uint32_t)0x00000001) /*!< Rising trigger event configuration bit of line 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3546 #define EXTI_RTSR_TR1 ((uint32_t)0x00000002) /*!< Rising trigger event configuration bit of line 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3547 #define EXTI_RTSR_TR2 ((uint32_t)0x00000004) /*!< Rising trigger event configuration bit of line 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3548 #define EXTI_RTSR_TR3 ((uint32_t)0x00000008) /*!< Rising trigger event configuration bit of line 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3549 #define EXTI_RTSR_TR4 ((uint32_t)0x00000010) /*!< Rising trigger event configuration bit of line 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3550 #define EXTI_RTSR_TR5 ((uint32_t)0x00000020) /*!< Rising trigger event configuration bit of line 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3551 #define EXTI_RTSR_TR6 ((uint32_t)0x00000040) /*!< Rising trigger event configuration bit of line 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3552 #define EXTI_RTSR_TR7 ((uint32_t)0x00000080) /*!< Rising trigger event configuration bit of line 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3553 #define EXTI_RTSR_TR8 ((uint32_t)0x00000100) /*!< Rising trigger event configuration bit of line 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3554 #define EXTI_RTSR_TR9 ((uint32_t)0x00000200) /*!< Rising trigger event configuration bit of line 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3555 #define EXTI_RTSR_TR10 ((uint32_t)0x00000400) /*!< Rising trigger event configuration bit of line 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3556 #define EXTI_RTSR_TR11 ((uint32_t)0x00000800) /*!< Rising trigger event configuration bit of line 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3557 #define EXTI_RTSR_TR12 ((uint32_t)0x00001000) /*!< Rising trigger event configuration bit of line 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3558 #define EXTI_RTSR_TR13 ((uint32_t)0x00002000) /*!< Rising trigger event configuration bit of line 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3559 #define EXTI_RTSR_TR14 ((uint32_t)0x00004000) /*!< Rising trigger event configuration bit of line 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3560 #define EXTI_RTSR_TR15 ((uint32_t)0x00008000) /*!< Rising trigger event configuration bit of line 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3561 #define EXTI_RTSR_TR16 ((uint32_t)0x00010000) /*!< Rising trigger event configuration bit of line 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3562 #define EXTI_RTSR_TR17 ((uint32_t)0x00020000) /*!< Rising trigger event configuration bit of line 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3563 #define EXTI_RTSR_TR18 ((uint32_t)0x00040000) /*!< Rising trigger event configuration bit of line 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3564 #define EXTI_RTSR_TR19 ((uint32_t)0x00080000) /*!< Rising trigger event configuration bit of line 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3565
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3566 /****************** Bit definition for EXTI_FTSR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3567 #define EXTI_FTSR_TR0 ((uint32_t)0x00000001) /*!< Falling trigger event configuration bit of line 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3568 #define EXTI_FTSR_TR1 ((uint32_t)0x00000002) /*!< Falling trigger event configuration bit of line 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3569 #define EXTI_FTSR_TR2 ((uint32_t)0x00000004) /*!< Falling trigger event configuration bit of line 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3570 #define EXTI_FTSR_TR3 ((uint32_t)0x00000008) /*!< Falling trigger event configuration bit of line 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3571 #define EXTI_FTSR_TR4 ((uint32_t)0x00000010) /*!< Falling trigger event configuration bit of line 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3572 #define EXTI_FTSR_TR5 ((uint32_t)0x00000020) /*!< Falling trigger event configuration bit of line 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3573 #define EXTI_FTSR_TR6 ((uint32_t)0x00000040) /*!< Falling trigger event configuration bit of line 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3574 #define EXTI_FTSR_TR7 ((uint32_t)0x00000080) /*!< Falling trigger event configuration bit of line 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3575 #define EXTI_FTSR_TR8 ((uint32_t)0x00000100) /*!< Falling trigger event configuration bit of line 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3576 #define EXTI_FTSR_TR9 ((uint32_t)0x00000200) /*!< Falling trigger event configuration bit of line 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3577 #define EXTI_FTSR_TR10 ((uint32_t)0x00000400) /*!< Falling trigger event configuration bit of line 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3578 #define EXTI_FTSR_TR11 ((uint32_t)0x00000800) /*!< Falling trigger event configuration bit of line 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3579 #define EXTI_FTSR_TR12 ((uint32_t)0x00001000) /*!< Falling trigger event configuration bit of line 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3580 #define EXTI_FTSR_TR13 ((uint32_t)0x00002000) /*!< Falling trigger event configuration bit of line 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3581 #define EXTI_FTSR_TR14 ((uint32_t)0x00004000) /*!< Falling trigger event configuration bit of line 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3582 #define EXTI_FTSR_TR15 ((uint32_t)0x00008000) /*!< Falling trigger event configuration bit of line 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3583 #define EXTI_FTSR_TR16 ((uint32_t)0x00010000) /*!< Falling trigger event configuration bit of line 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3584 #define EXTI_FTSR_TR17 ((uint32_t)0x00020000) /*!< Falling trigger event configuration bit of line 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3585 #define EXTI_FTSR_TR18 ((uint32_t)0x00040000) /*!< Falling trigger event configuration bit of line 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3586 #define EXTI_FTSR_TR19 ((uint32_t)0x00080000) /*!< Falling trigger event configuration bit of line 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3587
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3588 /****************** Bit definition for EXTI_SWIER register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3589 #define EXTI_SWIER_SWIER0 ((uint32_t)0x00000001) /*!< Software Interrupt on line 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3590 #define EXTI_SWIER_SWIER1 ((uint32_t)0x00000002) /*!< Software Interrupt on line 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3591 #define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004) /*!< Software Interrupt on line 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3592 #define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008) /*!< Software Interrupt on line 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3593 #define EXTI_SWIER_SWIER4 ((uint32_t)0x00000010) /*!< Software Interrupt on line 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3594 #define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020) /*!< Software Interrupt on line 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3595 #define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040) /*!< Software Interrupt on line 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3596 #define EXTI_SWIER_SWIER7 ((uint32_t)0x00000080) /*!< Software Interrupt on line 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3597 #define EXTI_SWIER_SWIER8 ((uint32_t)0x00000100) /*!< Software Interrupt on line 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3598 #define EXTI_SWIER_SWIER9 ((uint32_t)0x00000200) /*!< Software Interrupt on line 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3599 #define EXTI_SWIER_SWIER10 ((uint32_t)0x00000400) /*!< Software Interrupt on line 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3600 #define EXTI_SWIER_SWIER11 ((uint32_t)0x00000800) /*!< Software Interrupt on line 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3601 #define EXTI_SWIER_SWIER12 ((uint32_t)0x00001000) /*!< Software Interrupt on line 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3602 #define EXTI_SWIER_SWIER13 ((uint32_t)0x00002000) /*!< Software Interrupt on line 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3603 #define EXTI_SWIER_SWIER14 ((uint32_t)0x00004000) /*!< Software Interrupt on line 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3604 #define EXTI_SWIER_SWIER15 ((uint32_t)0x00008000) /*!< Software Interrupt on line 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3605 #define EXTI_SWIER_SWIER16 ((uint32_t)0x00010000) /*!< Software Interrupt on line 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3606 #define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000) /*!< Software Interrupt on line 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3607 #define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000) /*!< Software Interrupt on line 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3608 #define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000) /*!< Software Interrupt on line 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3609
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3610 /******************* Bit definition for EXTI_PR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3611 #define EXTI_PR_PR0 ((uint32_t)0x00000001) /*!< Pending bit for line 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3612 #define EXTI_PR_PR1 ((uint32_t)0x00000002) /*!< Pending bit for line 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3613 #define EXTI_PR_PR2 ((uint32_t)0x00000004) /*!< Pending bit for line 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3614 #define EXTI_PR_PR3 ((uint32_t)0x00000008) /*!< Pending bit for line 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3615 #define EXTI_PR_PR4 ((uint32_t)0x00000010) /*!< Pending bit for line 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3616 #define EXTI_PR_PR5 ((uint32_t)0x00000020) /*!< Pending bit for line 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3617 #define EXTI_PR_PR6 ((uint32_t)0x00000040) /*!< Pending bit for line 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3618 #define EXTI_PR_PR7 ((uint32_t)0x00000080) /*!< Pending bit for line 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3619 #define EXTI_PR_PR8 ((uint32_t)0x00000100) /*!< Pending bit for line 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3620 #define EXTI_PR_PR9 ((uint32_t)0x00000200) /*!< Pending bit for line 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3621 #define EXTI_PR_PR10 ((uint32_t)0x00000400) /*!< Pending bit for line 10 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3622 #define EXTI_PR_PR11 ((uint32_t)0x00000800) /*!< Pending bit for line 11 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3623 #define EXTI_PR_PR12 ((uint32_t)0x00001000) /*!< Pending bit for line 12 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3624 #define EXTI_PR_PR13 ((uint32_t)0x00002000) /*!< Pending bit for line 13 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3625 #define EXTI_PR_PR14 ((uint32_t)0x00004000) /*!< Pending bit for line 14 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3626 #define EXTI_PR_PR15 ((uint32_t)0x00008000) /*!< Pending bit for line 15 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3627 #define EXTI_PR_PR16 ((uint32_t)0x00010000) /*!< Pending bit for line 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3628 #define EXTI_PR_PR17 ((uint32_t)0x00020000) /*!< Pending bit for line 17 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3629 #define EXTI_PR_PR18 ((uint32_t)0x00040000) /*!< Pending bit for line 18 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3630 #define EXTI_PR_PR19 ((uint32_t)0x00080000) /*!< Pending bit for line 19 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3631
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3632 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3633 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3634 /* FLASH */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3635 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3636 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3637 /******************* Bits definition for FLASH_ACR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3638 #define FLASH_ACR_LATENCY ((uint32_t)0x0000000F)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3639 #define FLASH_ACR_LATENCY_0WS ((uint32_t)0x00000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3640 #define FLASH_ACR_LATENCY_1WS ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3641 #define FLASH_ACR_LATENCY_2WS ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3642 #define FLASH_ACR_LATENCY_3WS ((uint32_t)0x00000003)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3643 #define FLASH_ACR_LATENCY_4WS ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3644 #define FLASH_ACR_LATENCY_5WS ((uint32_t)0x00000005)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3645 #define FLASH_ACR_LATENCY_6WS ((uint32_t)0x00000006)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3646 #define FLASH_ACR_LATENCY_7WS ((uint32_t)0x00000007)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3647 #define FLASH_ACR_LATENCY_8WS ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3648 #define FLASH_ACR_LATENCY_9WS ((uint32_t)0x00000009)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3649 #define FLASH_ACR_LATENCY_10WS ((uint32_t)0x0000000A)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3650 #define FLASH_ACR_LATENCY_11WS ((uint32_t)0x0000000B)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3651 #define FLASH_ACR_LATENCY_12WS ((uint32_t)0x0000000C)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3652 #define FLASH_ACR_LATENCY_13WS ((uint32_t)0x0000000D)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3653 #define FLASH_ACR_LATENCY_14WS ((uint32_t)0x0000000E)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3654 #define FLASH_ACR_LATENCY_15WS ((uint32_t)0x0000000F)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3655 #define FLASH_ACR_PRFTEN ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3656 #define FLASH_ACR_ICEN ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3657 #define FLASH_ACR_DCEN ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3658 #define FLASH_ACR_ICRST ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3659 #define FLASH_ACR_DCRST ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3660 #define FLASH_ACR_BYTE0_ADDRESS ((uint32_t)0x40023C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3661 #define FLASH_ACR_BYTE2_ADDRESS ((uint32_t)0x40023C03)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3662
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3663 /******************* Bits definition for FLASH_SR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3664 #define FLASH_SR_EOP ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3665 #define FLASH_SR_SOP ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3666 #define FLASH_SR_WRPERR ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3667 #define FLASH_SR_PGAERR ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3668 #define FLASH_SR_PGPERR ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3669 #define FLASH_SR_PGSERR ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3670 #define FLASH_SR_BSY ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3671
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3672 /******************* Bits definition for FLASH_CR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3673 #define FLASH_CR_PG ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3674 #define FLASH_CR_SER ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3675 #define FLASH_CR_MER ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3676 #define FLASH_CR_MER1 FLASH_CR_MER
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3677 #define FLASH_CR_SNB ((uint32_t)0x000000F8)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3678 #define FLASH_CR_SNB_0 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3679 #define FLASH_CR_SNB_1 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3680 #define FLASH_CR_SNB_2 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3681 #define FLASH_CR_SNB_3 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3682 #define FLASH_CR_SNB_4 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3683 #define FLASH_CR_PSIZE ((uint32_t)0x00000300)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3684 #define FLASH_CR_PSIZE_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3685 #define FLASH_CR_PSIZE_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3686 #define FLASH_CR_MER2 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3687 #define FLASH_CR_STRT ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3688 #define FLASH_CR_EOPIE ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3689 #define FLASH_CR_LOCK ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3690
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3691 /******************* Bits definition for FLASH_OPTCR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3692 #define FLASH_OPTCR_OPTLOCK ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3693 #define FLASH_OPTCR_OPTSTRT ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3694 #define FLASH_OPTCR_BOR_LEV_0 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3695 #define FLASH_OPTCR_BOR_LEV_1 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3696 #define FLASH_OPTCR_BOR_LEV ((uint32_t)0x0000000C)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3697 #define FLASH_OPTCR_BFB2 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3698 #define FLASH_OPTCR_WDG_SW ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3699 #define FLASH_OPTCR_nRST_STOP ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3700 #define FLASH_OPTCR_nRST_STDBY ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3701 #define FLASH_OPTCR_RDP ((uint32_t)0x0000FF00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3702 #define FLASH_OPTCR_RDP_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3703 #define FLASH_OPTCR_RDP_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3704 #define FLASH_OPTCR_RDP_2 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3705 #define FLASH_OPTCR_RDP_3 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3706 #define FLASH_OPTCR_RDP_4 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3707 #define FLASH_OPTCR_RDP_5 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3708 #define FLASH_OPTCR_RDP_6 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3709 #define FLASH_OPTCR_RDP_7 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3710 #define FLASH_OPTCR_nWRP ((uint32_t)0x0FFF0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3711 #define FLASH_OPTCR_nWRP_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3712 #define FLASH_OPTCR_nWRP_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3713 #define FLASH_OPTCR_nWRP_2 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3714 #define FLASH_OPTCR_nWRP_3 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3715 #define FLASH_OPTCR_nWRP_4 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3716 #define FLASH_OPTCR_nWRP_5 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3717 #define FLASH_OPTCR_nWRP_6 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3718 #define FLASH_OPTCR_nWRP_7 ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3719 #define FLASH_OPTCR_nWRP_8 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3720 #define FLASH_OPTCR_nWRP_9 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3721 #define FLASH_OPTCR_nWRP_10 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3722 #define FLASH_OPTCR_nWRP_11 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3723 #define FLASH_OPTCR_DB1M ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3724 #define FLASH_OPTCR_SPRMOD ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3725
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3726 /****************** Bits definition for FLASH_OPTCR1 register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3727 #define FLASH_OPTCR1_nWRP ((uint32_t)0x0FFF0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3728 #define FLASH_OPTCR1_nWRP_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3729 #define FLASH_OPTCR1_nWRP_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3730 #define FLASH_OPTCR1_nWRP_2 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3731 #define FLASH_OPTCR1_nWRP_3 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3732 #define FLASH_OPTCR1_nWRP_4 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3733 #define FLASH_OPTCR1_nWRP_5 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3734 #define FLASH_OPTCR1_nWRP_6 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3735 #define FLASH_OPTCR1_nWRP_7 ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3736 #define FLASH_OPTCR1_nWRP_8 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3737 #define FLASH_OPTCR1_nWRP_9 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3738 #define FLASH_OPTCR1_nWRP_10 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3739 #define FLASH_OPTCR1_nWRP_11 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3740
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3741 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3742 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3743 /* Flexible Memory Controller */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3744 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3745 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3746 /****************** Bit definition for FMC_BCR1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3747 #define FMC_BCR1_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3748 #define FMC_BCR1_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3749
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3750 #define FMC_BCR1_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3751 #define FMC_BCR1_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3752 #define FMC_BCR1_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3753
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3754 #define FMC_BCR1_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3755 #define FMC_BCR1_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3756 #define FMC_BCR1_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3757
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3758 #define FMC_BCR1_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3759 #define FMC_BCR1_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3760 #define FMC_BCR1_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3761 #define FMC_BCR1_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3762 #define FMC_BCR1_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3763 #define FMC_BCR1_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3764 #define FMC_BCR1_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3765 #define FMC_BCR1_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3766 #define FMC_BCR1_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3767 #define FMC_BCR1_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3768 #define FMC_BCR1_CCLKEN ((uint32_t)0x00100000) /*!<Continous clock enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3769
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3770 /****************** Bit definition for FMC_BCR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3771 #define FMC_BCR2_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3772 #define FMC_BCR2_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3773
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3774 #define FMC_BCR2_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3775 #define FMC_BCR2_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3776 #define FMC_BCR2_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3777
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3778 #define FMC_BCR2_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3779 #define FMC_BCR2_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3780 #define FMC_BCR2_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3781
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3782 #define FMC_BCR2_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3783 #define FMC_BCR2_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3784 #define FMC_BCR2_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3785 #define FMC_BCR2_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3786 #define FMC_BCR2_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3787 #define FMC_BCR2_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3788 #define FMC_BCR2_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3789 #define FMC_BCR2_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3790 #define FMC_BCR2_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3791 #define FMC_BCR2_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3792
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3793 /****************** Bit definition for FMC_BCR3 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3794 #define FMC_BCR3_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3795 #define FMC_BCR3_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3796
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3797 #define FMC_BCR3_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3798 #define FMC_BCR3_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3799 #define FMC_BCR3_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3800
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3801 #define FMC_BCR3_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3802 #define FMC_BCR3_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3803 #define FMC_BCR3_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3804
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3805 #define FMC_BCR3_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3806 #define FMC_BCR3_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3807 #define FMC_BCR3_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3808 #define FMC_BCR3_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3809 #define FMC_BCR3_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3810 #define FMC_BCR3_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3811 #define FMC_BCR3_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3812 #define FMC_BCR3_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3813 #define FMC_BCR3_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3814 #define FMC_BCR3_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3815
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3816 /****************** Bit definition for FMC_BCR4 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3817 #define FMC_BCR4_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3818 #define FMC_BCR4_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3819
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3820 #define FMC_BCR4_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3821 #define FMC_BCR4_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3822 #define FMC_BCR4_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3823
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3824 #define FMC_BCR4_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3825 #define FMC_BCR4_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3826 #define FMC_BCR4_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3827
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3828 #define FMC_BCR4_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3829 #define FMC_BCR4_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3830 #define FMC_BCR4_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3831 #define FMC_BCR4_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3832 #define FMC_BCR4_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3833 #define FMC_BCR4_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3834 #define FMC_BCR4_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3835 #define FMC_BCR4_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3836 #define FMC_BCR4_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3837 #define FMC_BCR4_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3838
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3839 /****************** Bit definition for FMC_BTR1 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3840 #define FMC_BTR1_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3841 #define FMC_BTR1_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3842 #define FMC_BTR1_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3843 #define FMC_BTR1_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3844 #define FMC_BTR1_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3845
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3846 #define FMC_BTR1_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3847 #define FMC_BTR1_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3848 #define FMC_BTR1_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3849 #define FMC_BTR1_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3850 #define FMC_BTR1_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3851
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3852 #define FMC_BTR1_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3853 #define FMC_BTR1_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3854 #define FMC_BTR1_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3855 #define FMC_BTR1_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3856 #define FMC_BTR1_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3857 #define FMC_BTR1_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3858 #define FMC_BTR1_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3859 #define FMC_BTR1_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3860 #define FMC_BTR1_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3861
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3862 #define FMC_BTR1_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3863 #define FMC_BTR1_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3864 #define FMC_BTR1_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3865 #define FMC_BTR1_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3866 #define FMC_BTR1_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3867
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3868 #define FMC_BTR1_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3869 #define FMC_BTR1_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3870 #define FMC_BTR1_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3871 #define FMC_BTR1_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3872 #define FMC_BTR1_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3873
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3874 #define FMC_BTR1_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3875 #define FMC_BTR1_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3876 #define FMC_BTR1_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3877 #define FMC_BTR1_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3878 #define FMC_BTR1_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3879
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3880 #define FMC_BTR1_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3881 #define FMC_BTR1_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3882 #define FMC_BTR1_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3883
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3884 /****************** Bit definition for FMC_BTR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3885 #define FMC_BTR2_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3886 #define FMC_BTR2_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3887 #define FMC_BTR2_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3888 #define FMC_BTR2_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3889 #define FMC_BTR2_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3890
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3891 #define FMC_BTR2_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3892 #define FMC_BTR2_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3893 #define FMC_BTR2_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3894 #define FMC_BTR2_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3895 #define FMC_BTR2_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3896
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3897 #define FMC_BTR2_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3898 #define FMC_BTR2_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3899 #define FMC_BTR2_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3900 #define FMC_BTR2_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3901 #define FMC_BTR2_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3902 #define FMC_BTR2_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3903 #define FMC_BTR2_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3904 #define FMC_BTR2_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3905 #define FMC_BTR2_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3906
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3907 #define FMC_BTR2_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3908 #define FMC_BTR2_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3909 #define FMC_BTR2_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3910 #define FMC_BTR2_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3911 #define FMC_BTR2_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3912
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3913 #define FMC_BTR2_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3914 #define FMC_BTR2_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3915 #define FMC_BTR2_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3916 #define FMC_BTR2_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3917 #define FMC_BTR2_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3918
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3919 #define FMC_BTR2_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3920 #define FMC_BTR2_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3921 #define FMC_BTR2_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3922 #define FMC_BTR2_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3923 #define FMC_BTR2_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3924
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3925 #define FMC_BTR2_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3926 #define FMC_BTR2_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3927 #define FMC_BTR2_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3928
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3929 /******************* Bit definition for FMC_BTR3 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3930 #define FMC_BTR3_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3931 #define FMC_BTR3_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3932 #define FMC_BTR3_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3933 #define FMC_BTR3_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3934 #define FMC_BTR3_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3935
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3936 #define FMC_BTR3_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3937 #define FMC_BTR3_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3938 #define FMC_BTR3_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3939 #define FMC_BTR3_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3940 #define FMC_BTR3_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3941
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3942 #define FMC_BTR3_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3943 #define FMC_BTR3_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3944 #define FMC_BTR3_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3945 #define FMC_BTR3_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3946 #define FMC_BTR3_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3947 #define FMC_BTR3_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3948 #define FMC_BTR3_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3949 #define FMC_BTR3_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3950 #define FMC_BTR3_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3951
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3952 #define FMC_BTR3_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3953 #define FMC_BTR3_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3954 #define FMC_BTR3_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3955 #define FMC_BTR3_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3956 #define FMC_BTR3_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3957
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3958 #define FMC_BTR3_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3959 #define FMC_BTR3_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3960 #define FMC_BTR3_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3961 #define FMC_BTR3_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3962 #define FMC_BTR3_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3963
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3964 #define FMC_BTR3_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3965 #define FMC_BTR3_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3966 #define FMC_BTR3_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3967 #define FMC_BTR3_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3968 #define FMC_BTR3_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3969
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3970 #define FMC_BTR3_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3971 #define FMC_BTR3_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3972 #define FMC_BTR3_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3973
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3974 /****************** Bit definition for FMC_BTR4 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3975 #define FMC_BTR4_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3976 #define FMC_BTR4_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3977 #define FMC_BTR4_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3978 #define FMC_BTR4_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3979 #define FMC_BTR4_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3980
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3981 #define FMC_BTR4_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3982 #define FMC_BTR4_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3983 #define FMC_BTR4_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3984 #define FMC_BTR4_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3985 #define FMC_BTR4_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3986
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3987 #define FMC_BTR4_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3988 #define FMC_BTR4_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3989 #define FMC_BTR4_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3990 #define FMC_BTR4_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3991 #define FMC_BTR4_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3992 #define FMC_BTR4_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3993 #define FMC_BTR4_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3994 #define FMC_BTR4_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3995 #define FMC_BTR4_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3996
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3997 #define FMC_BTR4_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3998 #define FMC_BTR4_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
3999 #define FMC_BTR4_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4000 #define FMC_BTR4_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4001 #define FMC_BTR4_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4002
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4003 #define FMC_BTR4_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4004 #define FMC_BTR4_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4005 #define FMC_BTR4_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4006 #define FMC_BTR4_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4007 #define FMC_BTR4_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4008
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4009 #define FMC_BTR4_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4010 #define FMC_BTR4_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4011 #define FMC_BTR4_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4012 #define FMC_BTR4_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4013 #define FMC_BTR4_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4014
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4015 #define FMC_BTR4_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4016 #define FMC_BTR4_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4017 #define FMC_BTR4_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4018
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4019 /****************** Bit definition for FMC_BWTR1 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4020 #define FMC_BWTR1_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4021 #define FMC_BWTR1_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4022 #define FMC_BWTR1_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4023 #define FMC_BWTR1_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4024 #define FMC_BWTR1_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4025
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4026 #define FMC_BWTR1_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4027 #define FMC_BWTR1_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4028 #define FMC_BWTR1_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4029 #define FMC_BWTR1_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4030 #define FMC_BWTR1_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4031
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4032 #define FMC_BWTR1_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4033 #define FMC_BWTR1_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4034 #define FMC_BWTR1_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4035 #define FMC_BWTR1_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4036 #define FMC_BWTR1_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4037 #define FMC_BWTR1_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4038 #define FMC_BWTR1_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4039 #define FMC_BWTR1_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4040 #define FMC_BWTR1_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4041
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4042 #define FMC_BWTR1_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4043 #define FMC_BWTR1_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4044 #define FMC_BWTR1_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4045 #define FMC_BWTR1_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4046 #define FMC_BWTR1_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4047
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4048 #define FMC_BWTR1_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4049 #define FMC_BWTR1_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4050 #define FMC_BWTR1_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4051 #define FMC_BWTR1_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4052 #define FMC_BWTR1_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4053
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4054 #define FMC_BWTR1_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4055 #define FMC_BWTR1_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4056 #define FMC_BWTR1_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4057 #define FMC_BWTR1_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4058 #define FMC_BWTR1_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4059
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4060 #define FMC_BWTR1_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4061 #define FMC_BWTR1_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4062 #define FMC_BWTR1_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4063
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4064 /****************** Bit definition for FMC_BWTR2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4065 #define FMC_BWTR2_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4066 #define FMC_BWTR2_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4067 #define FMC_BWTR2_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4068 #define FMC_BWTR2_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4069 #define FMC_BWTR2_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4070
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4071 #define FMC_BWTR2_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4072 #define FMC_BWTR2_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4073 #define FMC_BWTR2_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4074 #define FMC_BWTR2_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4075 #define FMC_BWTR2_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4076
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4077 #define FMC_BWTR2_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4078 #define FMC_BWTR2_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4079 #define FMC_BWTR2_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4080 #define FMC_BWTR2_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4081 #define FMC_BWTR2_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4082 #define FMC_BWTR2_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4083 #define FMC_BWTR2_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4084 #define FMC_BWTR2_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4085 #define FMC_BWTR2_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4086
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4087 #define FMC_BWTR2_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4088 #define FMC_BWTR2_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4089 #define FMC_BWTR2_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4090 #define FMC_BWTR2_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4091 #define FMC_BWTR2_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4092
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4093 #define FMC_BWTR2_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4094 #define FMC_BWTR2_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4095 #define FMC_BWTR2_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4096 #define FMC_BWTR2_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4097 #define FMC_BWTR2_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4098
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4099 #define FMC_BWTR2_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4100 #define FMC_BWTR2_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4101 #define FMC_BWTR2_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4102 #define FMC_BWTR2_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4103 #define FMC_BWTR2_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4104
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4105 #define FMC_BWTR2_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4106 #define FMC_BWTR2_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4107 #define FMC_BWTR2_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4108
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4109 /****************** Bit definition for FMC_BWTR3 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4110 #define FMC_BWTR3_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4111 #define FMC_BWTR3_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4112 #define FMC_BWTR3_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4113 #define FMC_BWTR3_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4114 #define FMC_BWTR3_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4115
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4116 #define FMC_BWTR3_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4117 #define FMC_BWTR3_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4118 #define FMC_BWTR3_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4119 #define FMC_BWTR3_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4120 #define FMC_BWTR3_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4121
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4122 #define FMC_BWTR3_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4123 #define FMC_BWTR3_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4124 #define FMC_BWTR3_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4125 #define FMC_BWTR3_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4126 #define FMC_BWTR3_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4127 #define FMC_BWTR3_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4128 #define FMC_BWTR3_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4129 #define FMC_BWTR3_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4130 #define FMC_BWTR3_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4131
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4132 #define FMC_BWTR3_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4133 #define FMC_BWTR3_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4134 #define FMC_BWTR3_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4135 #define FMC_BWTR3_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4136 #define FMC_BWTR3_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4137
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4138 #define FMC_BWTR3_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4139 #define FMC_BWTR3_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4140 #define FMC_BWTR3_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4141 #define FMC_BWTR3_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4142 #define FMC_BWTR3_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4143
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4144 #define FMC_BWTR3_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4145 #define FMC_BWTR3_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4146 #define FMC_BWTR3_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4147 #define FMC_BWTR3_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4148 #define FMC_BWTR3_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4149
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4150 #define FMC_BWTR3_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4151 #define FMC_BWTR3_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4152 #define FMC_BWTR3_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4153
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4154 /****************** Bit definition for FMC_BWTR4 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4155 #define FMC_BWTR4_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4156 #define FMC_BWTR4_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4157 #define FMC_BWTR4_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4158 #define FMC_BWTR4_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4159 #define FMC_BWTR4_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4160
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4161 #define FMC_BWTR4_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4162 #define FMC_BWTR4_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4163 #define FMC_BWTR4_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4164 #define FMC_BWTR4_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4165 #define FMC_BWTR4_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4166
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4167 #define FMC_BWTR4_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4168 #define FMC_BWTR4_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4169 #define FMC_BWTR4_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4170 #define FMC_BWTR4_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4171 #define FMC_BWTR4_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4172 #define FMC_BWTR4_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4173 #define FMC_BWTR4_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4174 #define FMC_BWTR4_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4175 #define FMC_BWTR4_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4176
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4177 #define FMC_BWTR4_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4178 #define FMC_BWTR4_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4179 #define FMC_BWTR4_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4180 #define FMC_BWTR4_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4181 #define FMC_BWTR4_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4182
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4183 #define FMC_BWTR4_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4184 #define FMC_BWTR4_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4185 #define FMC_BWTR4_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4186 #define FMC_BWTR4_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4187 #define FMC_BWTR4_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4188
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4189 #define FMC_BWTR4_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4190 #define FMC_BWTR4_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4191 #define FMC_BWTR4_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4192 #define FMC_BWTR4_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4193 #define FMC_BWTR4_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4194
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4195 #define FMC_BWTR4_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4196 #define FMC_BWTR4_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4197 #define FMC_BWTR4_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4198
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4199 /****************** Bit definition for FMC_PCR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4200 #define FMC_PCR2_PWAITEN ((uint32_t)0x00000002) /*!<Wait feature enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4201 #define FMC_PCR2_PBKEN ((uint32_t)0x00000004) /*!<PC Card/NAND Flash memory bank enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4202 #define FMC_PCR2_PTYP ((uint32_t)0x00000008) /*!<Memory type */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4203
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4204 #define FMC_PCR2_PWID ((uint32_t)0x00000030) /*!<PWID[1:0] bits (NAND Flash databus width) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4205 #define FMC_PCR2_PWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4206 #define FMC_PCR2_PWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4207
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4208 #define FMC_PCR2_ECCEN ((uint32_t)0x00000040) /*!<ECC computation logic enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4209
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4210 #define FMC_PCR2_TCLR ((uint32_t)0x00001E00) /*!<TCLR[3:0] bits (CLE to RE delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4211 #define FMC_PCR2_TCLR_0 ((uint32_t)0x00000200) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4212 #define FMC_PCR2_TCLR_1 ((uint32_t)0x00000400) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4213 #define FMC_PCR2_TCLR_2 ((uint32_t)0x00000800) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4214 #define FMC_PCR2_TCLR_3 ((uint32_t)0x00001000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4215
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4216 #define FMC_PCR2_TAR ((uint32_t)0x0001E000) /*!<TAR[3:0] bits (ALE to RE delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4217 #define FMC_PCR2_TAR_0 ((uint32_t)0x00002000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4218 #define FMC_PCR2_TAR_1 ((uint32_t)0x00004000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4219 #define FMC_PCR2_TAR_2 ((uint32_t)0x00008000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4220 #define FMC_PCR2_TAR_3 ((uint32_t)0x00010000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4221
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4222 #define FMC_PCR2_ECCPS ((uint32_t)0x000E0000) /*!<ECCPS[1:0] bits (ECC page size) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4223 #define FMC_PCR2_ECCPS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4224 #define FMC_PCR2_ECCPS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4225 #define FMC_PCR2_ECCPS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4226
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4227 /****************** Bit definition for FMC_PCR3 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4228 #define FMC_PCR3_PWAITEN ((uint32_t)0x00000002) /*!<Wait feature enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4229 #define FMC_PCR3_PBKEN ((uint32_t)0x00000004) /*!<PC Card/NAND Flash memory bank enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4230 #define FMC_PCR3_PTYP ((uint32_t)0x00000008) /*!<Memory type */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4231
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4232 #define FMC_PCR3_PWID ((uint32_t)0x00000030) /*!<PWID[1:0] bits (NAND Flash databus width) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4233 #define FMC_PCR3_PWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4234 #define FMC_PCR3_PWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4235
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4236 #define FMC_PCR3_ECCEN ((uint32_t)0x00000040) /*!<ECC computation logic enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4237
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4238 #define FMC_PCR3_TCLR ((uint32_t)0x00001E00) /*!<TCLR[3:0] bits (CLE to RE delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4239 #define FMC_PCR3_TCLR_0 ((uint32_t)0x00000200) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4240 #define FMC_PCR3_TCLR_1 ((uint32_t)0x00000400) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4241 #define FMC_PCR3_TCLR_2 ((uint32_t)0x00000800) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4242 #define FMC_PCR3_TCLR_3 ((uint32_t)0x00001000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4243
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4244 #define FMC_PCR3_TAR ((uint32_t)0x0001E000) /*!<TAR[3:0] bits (ALE to RE delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4245 #define FMC_PCR3_TAR_0 ((uint32_t)0x00002000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4246 #define FMC_PCR3_TAR_1 ((uint32_t)0x00004000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4247 #define FMC_PCR3_TAR_2 ((uint32_t)0x00008000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4248 #define FMC_PCR3_TAR_3 ((uint32_t)0x00010000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4249
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4250 #define FMC_PCR3_ECCPS ((uint32_t)0x000E0000) /*!<ECCPS[2:0] bits (ECC page size) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4251 #define FMC_PCR3_ECCPS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4252 #define FMC_PCR3_ECCPS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4253 #define FMC_PCR3_ECCPS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4254
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4255 /****************** Bit definition for FMC_PCR4 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4256 #define FMC_PCR4_PWAITEN ((uint32_t)0x00000002) /*!<Wait feature enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4257 #define FMC_PCR4_PBKEN ((uint32_t)0x00000004) /*!<PC Card/NAND Flash memory bank enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4258 #define FMC_PCR4_PTYP ((uint32_t)0x00000008) /*!<Memory type */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4259
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4260 #define FMC_PCR4_PWID ((uint32_t)0x00000030) /*!<PWID[1:0] bits (NAND Flash databus width) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4261 #define FMC_PCR4_PWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4262 #define FMC_PCR4_PWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4263
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4264 #define FMC_PCR4_ECCEN ((uint32_t)0x00000040) /*!<ECC computation logic enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4265
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4266 #define FMC_PCR4_TCLR ((uint32_t)0x00001E00) /*!<TCLR[3:0] bits (CLE to RE delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4267 #define FMC_PCR4_TCLR_0 ((uint32_t)0x00000200) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4268 #define FMC_PCR4_TCLR_1 ((uint32_t)0x00000400) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4269 #define FMC_PCR4_TCLR_2 ((uint32_t)0x00000800) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4270 #define FMC_PCR4_TCLR_3 ((uint32_t)0x00001000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4271
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4272 #define FMC_PCR4_TAR ((uint32_t)0x0001E000) /*!<TAR[3:0] bits (ALE to RE delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4273 #define FMC_PCR4_TAR_0 ((uint32_t)0x00002000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4274 #define FMC_PCR4_TAR_1 ((uint32_t)0x00004000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4275 #define FMC_PCR4_TAR_2 ((uint32_t)0x00008000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4276 #define FMC_PCR4_TAR_3 ((uint32_t)0x00010000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4277
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4278 #define FMC_PCR4_ECCPS ((uint32_t)0x000E0000) /*!<ECCPS[2:0] bits (ECC page size) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4279 #define FMC_PCR4_ECCPS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4280 #define FMC_PCR4_ECCPS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4281 #define FMC_PCR4_ECCPS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4282
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4283 /******************* Bit definition for FMC_SR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4284 #define FMC_SR2_IRS ((uint32_t)0x01) /*!<Interrupt Rising Edge status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4285 #define FMC_SR2_ILS ((uint32_t)0x02) /*!<Interrupt Level status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4286 #define FMC_SR2_IFS ((uint32_t)0x04) /*!<Interrupt Falling Edge status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4287 #define FMC_SR2_IREN ((uint32_t)0x08) /*!<Interrupt Rising Edge detection Enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4288 #define FMC_SR2_ILEN ((uint32_t)0x10) /*!<Interrupt Level detection Enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4289 #define FMC_SR2_IFEN ((uint32_t)0x20) /*!<Interrupt Falling Edge detection Enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4290 #define FMC_SR2_FEMPT ((uint32_t)0x40) /*!<FIFO empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4291
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4292 /******************* Bit definition for FMC_SR3 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4293 #define FMC_SR3_IRS ((uint32_t)0x01) /*!<Interrupt Rising Edge status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4294 #define FMC_SR3_ILS ((uint32_t)0x02) /*!<Interrupt Level status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4295 #define FMC_SR3_IFS ((uint32_t)0x04) /*!<Interrupt Falling Edge status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4296 #define FMC_SR3_IREN ((uint32_t)0x08) /*!<Interrupt Rising Edge detection Enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4297 #define FMC_SR3_ILEN ((uint32_t)0x10) /*!<Interrupt Level detection Enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4298 #define FMC_SR3_IFEN ((uint32_t)0x20) /*!<Interrupt Falling Edge detection Enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4299 #define FMC_SR3_FEMPT ((uint32_t)0x40) /*!<FIFO empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4300
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4301 /******************* Bit definition for FMC_SR4 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4302 #define FMC_SR4_IRS ((uint32_t)0x01) /*!<Interrupt Rising Edge status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4303 #define FMC_SR4_ILS ((uint32_t)0x02) /*!<Interrupt Level status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4304 #define FMC_SR4_IFS ((uint32_t)0x04) /*!<Interrupt Falling Edge status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4305 #define FMC_SR4_IREN ((uint32_t)0x08) /*!<Interrupt Rising Edge detection Enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4306 #define FMC_SR4_ILEN ((uint32_t)0x10) /*!<Interrupt Level detection Enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4307 #define FMC_SR4_IFEN ((uint32_t)0x20) /*!<Interrupt Falling Edge detection Enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4308 #define FMC_SR4_FEMPT ((uint32_t)0x40) /*!<FIFO empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4309
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4310 /****************** Bit definition for FMC_PMEM2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4311 #define FMC_PMEM2_MEMSET2 ((uint32_t)0x000000FF) /*!<MEMSET2[7:0] bits (Common memory 2 setup time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4312 #define FMC_PMEM2_MEMSET2_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4313 #define FMC_PMEM2_MEMSET2_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4314 #define FMC_PMEM2_MEMSET2_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4315 #define FMC_PMEM2_MEMSET2_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4316 #define FMC_PMEM2_MEMSET2_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4317 #define FMC_PMEM2_MEMSET2_5 ((uint32_t)0x00000020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4318 #define FMC_PMEM2_MEMSET2_6 ((uint32_t)0x00000040) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4319 #define FMC_PMEM2_MEMSET2_7 ((uint32_t)0x00000080) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4320
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4321 #define FMC_PMEM2_MEMWAIT2 ((uint32_t)0x0000FF00) /*!<MEMWAIT2[7:0] bits (Common memory 2 wait time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4322 #define FMC_PMEM2_MEMWAIT2_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4323 #define FMC_PMEM2_MEMWAIT2_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4324 #define FMC_PMEM2_MEMWAIT2_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4325 #define FMC_PMEM2_MEMWAIT2_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4326 #define FMC_PMEM2_MEMWAIT2_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4327 #define FMC_PMEM2_MEMWAIT2_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4328 #define FMC_PMEM2_MEMWAIT2_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4329 #define FMC_PMEM2_MEMWAIT2_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4330
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4331 #define FMC_PMEM2_MEMHOLD2 ((uint32_t)0x00FF0000) /*!<MEMHOLD2[7:0] bits (Common memory 2 hold time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4332 #define FMC_PMEM2_MEMHOLD2_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4333 #define FMC_PMEM2_MEMHOLD2_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4334 #define FMC_PMEM2_MEMHOLD2_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4335 #define FMC_PMEM2_MEMHOLD2_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4336 #define FMC_PMEM2_MEMHOLD2_4 ((uint32_t)0x00100000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4337 #define FMC_PMEM2_MEMHOLD2_5 ((uint32_t)0x00200000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4338 #define FMC_PMEM2_MEMHOLD2_6 ((uint32_t)0x00400000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4339 #define FMC_PMEM2_MEMHOLD2_7 ((uint32_t)0x00800000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4340
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4341 #define FMC_PMEM2_MEMHIZ2 ((uint32_t)0xFF000000) /*!<MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4342 #define FMC_PMEM2_MEMHIZ2_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4343 #define FMC_PMEM2_MEMHIZ2_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4344 #define FMC_PMEM2_MEMHIZ2_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4345 #define FMC_PMEM2_MEMHIZ2_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4346 #define FMC_PMEM2_MEMHIZ2_4 ((uint32_t)0x10000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4347 #define FMC_PMEM2_MEMHIZ2_5 ((uint32_t)0x20000000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4348 #define FMC_PMEM2_MEMHIZ2_6 ((uint32_t)0x40000000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4349 #define FMC_PMEM2_MEMHIZ2_7 ((uint32_t)0x80000000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4350
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4351 /****************** Bit definition for FMC_PMEM3 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4352 #define FMC_PMEM3_MEMSET3 ((uint32_t)0x000000FF) /*!<MEMSET3[7:0] bits (Common memory 3 setup time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4353 #define FMC_PMEM3_MEMSET3_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4354 #define FMC_PMEM3_MEMSET3_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4355 #define FMC_PMEM3_MEMSET3_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4356 #define FMC_PMEM3_MEMSET3_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4357 #define FMC_PMEM3_MEMSET3_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4358 #define FMC_PMEM3_MEMSET3_5 ((uint32_t)0x00000020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4359 #define FMC_PMEM3_MEMSET3_6 ((uint32_t)0x00000040) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4360 #define FMC_PMEM3_MEMSET3_7 ((uint32_t)0x00000080) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4361
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4362 #define FMC_PMEM3_MEMWAIT3 ((uint32_t)0x0000FF00) /*!<MEMWAIT3[7:0] bits (Common memory 3 wait time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4363 #define FMC_PMEM3_MEMWAIT3_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4364 #define FMC_PMEM3_MEMWAIT3_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4365 #define FMC_PMEM3_MEMWAIT3_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4366 #define FMC_PMEM3_MEMWAIT3_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4367 #define FMC_PMEM3_MEMWAIT3_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4368 #define FMC_PMEM3_MEMWAIT3_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4369 #define FMC_PMEM3_MEMWAIT3_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4370 #define FMC_PMEM3_MEMWAIT3_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4371
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4372 #define FMC_PMEM3_MEMHOLD3 ((uint32_t)0x00FF0000) /*!<MEMHOLD3[7:0] bits (Common memory 3 hold time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4373 #define FMC_PMEM3_MEMHOLD3_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4374 #define FMC_PMEM3_MEMHOLD3_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4375 #define FMC_PMEM3_MEMHOLD3_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4376 #define FMC_PMEM3_MEMHOLD3_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4377 #define FMC_PMEM3_MEMHOLD3_4 ((uint32_t)0x00100000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4378 #define FMC_PMEM3_MEMHOLD3_5 ((uint32_t)0x00200000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4379 #define FMC_PMEM3_MEMHOLD3_6 ((uint32_t)0x00400000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4380 #define FMC_PMEM3_MEMHOLD3_7 ((uint32_t)0x00800000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4381
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4382 #define FMC_PMEM3_MEMHIZ3 ((uint32_t)0xFF000000) /*!<MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4383 #define FMC_PMEM3_MEMHIZ3_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4384 #define FMC_PMEM3_MEMHIZ3_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4385 #define FMC_PMEM3_MEMHIZ3_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4386 #define FMC_PMEM3_MEMHIZ3_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4387 #define FMC_PMEM3_MEMHIZ3_4 ((uint32_t)0x10000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4388 #define FMC_PMEM3_MEMHIZ3_5 ((uint32_t)0x20000000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4389 #define FMC_PMEM3_MEMHIZ3_6 ((uint32_t)0x40000000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4390 #define FMC_PMEM3_MEMHIZ3_7 ((uint32_t)0x80000000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4391
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4392 /****************** Bit definition for FMC_PMEM4 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4393 #define FMC_PMEM4_MEMSET4 ((uint32_t)0x000000FF) /*!<MEMSET4[7:0] bits (Common memory 4 setup time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4394 #define FMC_PMEM4_MEMSET4_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4395 #define FMC_PMEM4_MEMSET4_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4396 #define FMC_PMEM4_MEMSET4_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4397 #define FMC_PMEM4_MEMSET4_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4398 #define FMC_PMEM4_MEMSET4_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4399 #define FMC_PMEM4_MEMSET4_5 ((uint32_t)0x00000020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4400 #define FMC_PMEM4_MEMSET4_6 ((uint32_t)0x00000040) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4401 #define FMC_PMEM4_MEMSET4_7 ((uint32_t)0x00000080) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4402
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4403 #define FMC_PMEM4_MEMWAIT4 ((uint32_t)0x0000FF00) /*!<MEMWAIT4[7:0] bits (Common memory 4 wait time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4404 #define FMC_PMEM4_MEMWAIT4_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4405 #define FMC_PMEM4_MEMWAIT4_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4406 #define FMC_PMEM4_MEMWAIT4_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4407 #define FMC_PMEM4_MEMWAIT4_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4408 #define FMC_PMEM4_MEMWAIT4_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4409 #define FMC_PMEM4_MEMWAIT4_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4410 #define FMC_PMEM4_MEMWAIT4_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4411 #define FMC_PMEM4_MEMWAIT4_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4412
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4413 #define FMC_PMEM4_MEMHOLD4 ((uint32_t)0x00FF0000) /*!<MEMHOLD4[7:0] bits (Common memory 4 hold time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4414 #define FMC_PMEM4_MEMHOLD4_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4415 #define FMC_PMEM4_MEMHOLD4_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4416 #define FMC_PMEM4_MEMHOLD4_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4417 #define FMC_PMEM4_MEMHOLD4_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4418 #define FMC_PMEM4_MEMHOLD4_4 ((uint32_t)0x00100000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4419 #define FMC_PMEM4_MEMHOLD4_5 ((uint32_t)0x00200000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4420 #define FMC_PMEM4_MEMHOLD4_6 ((uint32_t)0x00400000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4421 #define FMC_PMEM4_MEMHOLD4_7 ((uint32_t)0x00800000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4422
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4423 #define FMC_PMEM4_MEMHIZ4 ((uint32_t)0xFF000000) /*!<MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4424 #define FMC_PMEM4_MEMHIZ4_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4425 #define FMC_PMEM4_MEMHIZ4_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4426 #define FMC_PMEM4_MEMHIZ4_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4427 #define FMC_PMEM4_MEMHIZ4_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4428 #define FMC_PMEM4_MEMHIZ4_4 ((uint32_t)0x10000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4429 #define FMC_PMEM4_MEMHIZ4_5 ((uint32_t)0x20000000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4430 #define FMC_PMEM4_MEMHIZ4_6 ((uint32_t)0x40000000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4431 #define FMC_PMEM4_MEMHIZ4_7 ((uint32_t)0x80000000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4432
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4433 /****************** Bit definition for FMC_PATT2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4434 #define FMC_PATT2_ATTSET2 ((uint32_t)0x000000FF) /*!<ATTSET2[7:0] bits (Attribute memory 2 setup time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4435 #define FMC_PATT2_ATTSET2_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4436 #define FMC_PATT2_ATTSET2_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4437 #define FMC_PATT2_ATTSET2_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4438 #define FMC_PATT2_ATTSET2_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4439 #define FMC_PATT2_ATTSET2_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4440 #define FMC_PATT2_ATTSET2_5 ((uint32_t)0x00000020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4441 #define FMC_PATT2_ATTSET2_6 ((uint32_t)0x00000040) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4442 #define FMC_PATT2_ATTSET2_7 ((uint32_t)0x00000080) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4443
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4444 #define FMC_PATT2_ATTWAIT2 ((uint32_t)0x0000FF00) /*!<ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4445 #define FMC_PATT2_ATTWAIT2_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4446 #define FMC_PATT2_ATTWAIT2_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4447 #define FMC_PATT2_ATTWAIT2_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4448 #define FMC_PATT2_ATTWAIT2_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4449 #define FMC_PATT2_ATTWAIT2_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4450 #define FMC_PATT2_ATTWAIT2_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4451 #define FMC_PATT2_ATTWAIT2_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4452 #define FMC_PATT2_ATTWAIT2_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4453
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4454 #define FMC_PATT2_ATTHOLD2 ((uint32_t)0x00FF0000) /*!<ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4455 #define FMC_PATT2_ATTHOLD2_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4456 #define FMC_PATT2_ATTHOLD2_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4457 #define FMC_PATT2_ATTHOLD2_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4458 #define FMC_PATT2_ATTHOLD2_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4459 #define FMC_PATT2_ATTHOLD2_4 ((uint32_t)0x00100000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4460 #define FMC_PATT2_ATTHOLD2_5 ((uint32_t)0x00200000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4461 #define FMC_PATT2_ATTHOLD2_6 ((uint32_t)0x00400000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4462 #define FMC_PATT2_ATTHOLD2_7 ((uint32_t)0x00800000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4463
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4464 #define FMC_PATT2_ATTHIZ2 ((uint32_t)0xFF000000) /*!<ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4465 #define FMC_PATT2_ATTHIZ2_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4466 #define FMC_PATT2_ATTHIZ2_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4467 #define FMC_PATT2_ATTHIZ2_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4468 #define FMC_PATT2_ATTHIZ2_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4469 #define FMC_PATT2_ATTHIZ2_4 ((uint32_t)0x10000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4470 #define FMC_PATT2_ATTHIZ2_5 ((uint32_t)0x20000000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4471 #define FMC_PATT2_ATTHIZ2_6 ((uint32_t)0x40000000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4472 #define FMC_PATT2_ATTHIZ2_7 ((uint32_t)0x80000000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4473
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4474 /****************** Bit definition for FMC_PATT3 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4475 #define FMC_PATT3_ATTSET3 ((uint32_t)0x000000FF) /*!<ATTSET3[7:0] bits (Attribute memory 3 setup time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4476 #define FMC_PATT3_ATTSET3_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4477 #define FMC_PATT3_ATTSET3_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4478 #define FMC_PATT3_ATTSET3_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4479 #define FMC_PATT3_ATTSET3_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4480 #define FMC_PATT3_ATTSET3_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4481 #define FMC_PATT3_ATTSET3_5 ((uint32_t)0x00000020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4482 #define FMC_PATT3_ATTSET3_6 ((uint32_t)0x00000040) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4483 #define FMC_PATT3_ATTSET3_7 ((uint32_t)0x00000080) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4484
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4485 #define FMC_PATT3_ATTWAIT3 ((uint32_t)0x0000FF00) /*!<ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4486 #define FMC_PATT3_ATTWAIT3_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4487 #define FMC_PATT3_ATTWAIT3_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4488 #define FMC_PATT3_ATTWAIT3_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4489 #define FMC_PATT3_ATTWAIT3_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4490 #define FMC_PATT3_ATTWAIT3_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4491 #define FMC_PATT3_ATTWAIT3_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4492 #define FMC_PATT3_ATTWAIT3_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4493 #define FMC_PATT3_ATTWAIT3_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4494
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4495 #define FMC_PATT3_ATTHOLD3 ((uint32_t)0x00FF0000) /*!<ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4496 #define FMC_PATT3_ATTHOLD3_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4497 #define FMC_PATT3_ATTHOLD3_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4498 #define FMC_PATT3_ATTHOLD3_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4499 #define FMC_PATT3_ATTHOLD3_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4500 #define FMC_PATT3_ATTHOLD3_4 ((uint32_t)0x00100000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4501 #define FMC_PATT3_ATTHOLD3_5 ((uint32_t)0x00200000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4502 #define FMC_PATT3_ATTHOLD3_6 ((uint32_t)0x00400000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4503 #define FMC_PATT3_ATTHOLD3_7 ((uint32_t)0x00800000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4504
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4505 #define FMC_PATT3_ATTHIZ3 ((uint32_t)0xFF000000) /*!<ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4506 #define FMC_PATT3_ATTHIZ3_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4507 #define FMC_PATT3_ATTHIZ3_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4508 #define FMC_PATT3_ATTHIZ3_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4509 #define FMC_PATT3_ATTHIZ3_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4510 #define FMC_PATT3_ATTHIZ3_4 ((uint32_t)0x10000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4511 #define FMC_PATT3_ATTHIZ3_5 ((uint32_t)0x20000000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4512 #define FMC_PATT3_ATTHIZ3_6 ((uint32_t)0x40000000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4513 #define FMC_PATT3_ATTHIZ3_7 ((uint32_t)0x80000000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4514
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4515 /****************** Bit definition for FMC_PATT4 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4516 #define FMC_PATT4_ATTSET4 ((uint32_t)0x000000FF) /*!<ATTSET4[7:0] bits (Attribute memory 4 setup time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4517 #define FMC_PATT4_ATTSET4_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4518 #define FMC_PATT4_ATTSET4_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4519 #define FMC_PATT4_ATTSET4_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4520 #define FMC_PATT4_ATTSET4_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4521 #define FMC_PATT4_ATTSET4_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4522 #define FMC_PATT4_ATTSET4_5 ((uint32_t)0x00000020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4523 #define FMC_PATT4_ATTSET4_6 ((uint32_t)0x00000040) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4524 #define FMC_PATT4_ATTSET4_7 ((uint32_t)0x00000080) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4525
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4526 #define FMC_PATT4_ATTWAIT4 ((uint32_t)0x0000FF00) /*!<ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4527 #define FMC_PATT4_ATTWAIT4_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4528 #define FMC_PATT4_ATTWAIT4_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4529 #define FMC_PATT4_ATTWAIT4_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4530 #define FMC_PATT4_ATTWAIT4_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4531 #define FMC_PATT4_ATTWAIT4_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4532 #define FMC_PATT4_ATTWAIT4_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4533 #define FMC_PATT4_ATTWAIT4_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4534 #define FMC_PATT4_ATTWAIT4_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4535
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4536 #define FMC_PATT4_ATTHOLD4 ((uint32_t)0x00FF0000) /*!<ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4537 #define FMC_PATT4_ATTHOLD4_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4538 #define FMC_PATT4_ATTHOLD4_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4539 #define FMC_PATT4_ATTHOLD4_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4540 #define FMC_PATT4_ATTHOLD4_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4541 #define FMC_PATT4_ATTHOLD4_4 ((uint32_t)0x00100000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4542 #define FMC_PATT4_ATTHOLD4_5 ((uint32_t)0x00200000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4543 #define FMC_PATT4_ATTHOLD4_6 ((uint32_t)0x00400000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4544 #define FMC_PATT4_ATTHOLD4_7 ((uint32_t)0x00800000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4545
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4546 #define FMC_PATT4_ATTHIZ4 ((uint32_t)0xFF000000) /*!<ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4547 #define FMC_PATT4_ATTHIZ4_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4548 #define FMC_PATT4_ATTHIZ4_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4549 #define FMC_PATT4_ATTHIZ4_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4550 #define FMC_PATT4_ATTHIZ4_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4551 #define FMC_PATT4_ATTHIZ4_4 ((uint32_t)0x10000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4552 #define FMC_PATT4_ATTHIZ4_5 ((uint32_t)0x20000000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4553 #define FMC_PATT4_ATTHIZ4_6 ((uint32_t)0x40000000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4554 #define FMC_PATT4_ATTHIZ4_7 ((uint32_t)0x80000000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4555
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4556 /****************** Bit definition for FMC_PIO4 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4557 #define FMC_PIO4_IOSET4 ((uint32_t)0x000000FF) /*!<IOSET4[7:0] bits (I/O 4 setup time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4558 #define FMC_PIO4_IOSET4_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4559 #define FMC_PIO4_IOSET4_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4560 #define FMC_PIO4_IOSET4_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4561 #define FMC_PIO4_IOSET4_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4562 #define FMC_PIO4_IOSET4_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4563 #define FMC_PIO4_IOSET4_5 ((uint32_t)0x00000020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4564 #define FMC_PIO4_IOSET4_6 ((uint32_t)0x00000040) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4565 #define FMC_PIO4_IOSET4_7 ((uint32_t)0x00000080) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4566
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4567 #define FMC_PIO4_IOWAIT4 ((uint32_t)0x0000FF00) /*!<IOWAIT4[7:0] bits (I/O 4 wait time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4568 #define FMC_PIO4_IOWAIT4_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4569 #define FMC_PIO4_IOWAIT4_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4570 #define FMC_PIO4_IOWAIT4_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4571 #define FMC_PIO4_IOWAIT4_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4572 #define FMC_PIO4_IOWAIT4_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4573 #define FMC_PIO4_IOWAIT4_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4574 #define FMC_PIO4_IOWAIT4_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4575 #define FMC_PIO4_IOWAIT4_7 ((uint32_t)0x00008000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4576
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4577 #define FMC_PIO4_IOHOLD4 ((uint32_t)0x00FF0000) /*!<IOHOLD4[7:0] bits (I/O 4 hold time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4578 #define FMC_PIO4_IOHOLD4_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4579 #define FMC_PIO4_IOHOLD4_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4580 #define FMC_PIO4_IOHOLD4_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4581 #define FMC_PIO4_IOHOLD4_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4582 #define FMC_PIO4_IOHOLD4_4 ((uint32_t)0x00100000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4583 #define FMC_PIO4_IOHOLD4_5 ((uint32_t)0x00200000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4584 #define FMC_PIO4_IOHOLD4_6 ((uint32_t)0x00400000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4585 #define FMC_PIO4_IOHOLD4_7 ((uint32_t)0x00800000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4586
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4587 #define FMC_PIO4_IOHIZ4 ((uint32_t)0xFF000000) /*!<IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4588 #define FMC_PIO4_IOHIZ4_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4589 #define FMC_PIO4_IOHIZ4_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4590 #define FMC_PIO4_IOHIZ4_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4591 #define FMC_PIO4_IOHIZ4_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4592 #define FMC_PIO4_IOHIZ4_4 ((uint32_t)0x10000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4593 #define FMC_PIO4_IOHIZ4_5 ((uint32_t)0x20000000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4594 #define FMC_PIO4_IOHIZ4_6 ((uint32_t)0x40000000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4595 #define FMC_PIO4_IOHIZ4_7 ((uint32_t)0x80000000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4596
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4597 /****************** Bit definition for FMC_ECCR2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4598 #define FMC_ECCR2_ECC2 ((uint32_t)0xFFFFFFFF) /*!<ECC result */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4599
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4600 /****************** Bit definition for FMC_ECCR3 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4601 #define FMC_ECCR3_ECC3 ((uint32_t)0xFFFFFFFF) /*!<ECC result */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4602
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4603 /****************** Bit definition for FMC_SDCR1 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4604 #define FMC_SDCR1_NC ((uint32_t)0x00000003) /*!<NC[1:0] bits (Number of column bits) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4605 #define FMC_SDCR1_NC_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4606 #define FMC_SDCR1_NC_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4607
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4608 #define FMC_SDCR1_NR ((uint32_t)0x0000000C) /*!<NR[1:0] bits (Number of row bits) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4609 #define FMC_SDCR1_NR_0 ((uint32_t)0x00000004) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4610 #define FMC_SDCR1_NR_1 ((uint32_t)0x00000008) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4611
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4612 #define FMC_SDCR1_MWID ((uint32_t)0x00000030) /*!<NR[1:0] bits (Number of row bits) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4613 #define FMC_SDCR1_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4614 #define FMC_SDCR1_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4615
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4616 #define FMC_SDCR1_NB ((uint32_t)0x00000040) /*!<Number of internal bank */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4617
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4618 #define FMC_SDCR1_CAS ((uint32_t)0x00000180) /*!<CAS[1:0] bits (CAS latency) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4619 #define FMC_SDCR1_CAS_0 ((uint32_t)0x00000080) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4620 #define FMC_SDCR1_CAS_1 ((uint32_t)0x00000100) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4621
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4622 #define FMC_SDCR1_WP ((uint32_t)0x00000200) /*!<Write protection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4623
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4624 #define FMC_SDCR1_SDCLK ((uint32_t)0x00000C00) /*!<SDRAM clock configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4625 #define FMC_SDCR1_SDCLK_0 ((uint32_t)0x00000400) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4626 #define FMC_SDCR1_SDCLK_1 ((uint32_t)0x00000800) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4627
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4628 #define FMC_SDCR1_RBURST ((uint32_t)0x00001000) /*!<Read burst */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4629
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4630 #define FMC_SDCR1_RPIPE ((uint32_t)0x00006000) /*!<Write protection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4631 #define FMC_SDCR1_RPIPE_0 ((uint32_t)0x00002000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4632 #define FMC_SDCR1_RPIPE_1 ((uint32_t)0x00004000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4633
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4634 /****************** Bit definition for FMC_SDCR2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4635 #define FMC_SDCR2_NC ((uint32_t)0x00000003) /*!<NC[1:0] bits (Number of column bits) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4636 #define FMC_SDCR2_NC_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4637 #define FMC_SDCR2_NC_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4638
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4639 #define FMC_SDCR2_NR ((uint32_t)0x0000000C) /*!<NR[1:0] bits (Number of row bits) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4640 #define FMC_SDCR2_NR_0 ((uint32_t)0x00000004) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4641 #define FMC_SDCR2_NR_1 ((uint32_t)0x00000008) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4642
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4643 #define FMC_SDCR2_MWID ((uint32_t)0x00000030) /*!<NR[1:0] bits (Number of row bits) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4644 #define FMC_SDCR2_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4645 #define FMC_SDCR2_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4646
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4647 #define FMC_SDCR2_NB ((uint32_t)0x00000040) /*!<Number of internal bank */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4648
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4649 #define FMC_SDCR2_CAS ((uint32_t)0x00000180) /*!<CAS[1:0] bits (CAS latency) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4650 #define FMC_SDCR2_CAS_0 ((uint32_t)0x00000080) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4651 #define FMC_SDCR2_CAS_1 ((uint32_t)0x00000100) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4652
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4653 #define FMC_SDCR2_WP ((uint32_t)0x00000200) /*!<Write protection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4654
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4655 #define FMC_SDCR2_SDCLK ((uint32_t)0x00000C00) /*!<SDCLK[1:0] (SDRAM clock configuration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4656 #define FMC_SDCR2_SDCLK_0 ((uint32_t)0x00000400) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4657 #define FMC_SDCR2_SDCLK_1 ((uint32_t)0x00000800) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4658
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4659 #define FMC_SDCR2_RBURST ((uint32_t)0x00001000) /*!<Read burst */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4660
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4661 #define FMC_SDCR2_RPIPE ((uint32_t)0x00006000) /*!<RPIPE[1:0](Read pipe) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4662 #define FMC_SDCR2_RPIPE_0 ((uint32_t)0x00002000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4663 #define FMC_SDCR2_RPIPE_1 ((uint32_t)0x00004000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4664
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4665 /****************** Bit definition for FMC_SDTR1 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4666 #define FMC_SDTR1_TMRD ((uint32_t)0x0000000F) /*!<TMRD[3:0] bits (Load mode register to active) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4667 #define FMC_SDTR1_TMRD_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4668 #define FMC_SDTR1_TMRD_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4669 #define FMC_SDTR1_TMRD_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4670 #define FMC_SDTR1_TMRD_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4671
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4672 #define FMC_SDTR1_TXSR ((uint32_t)0x000000F0) /*!<TXSR[3:0] bits (Exit self refresh) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4673 #define FMC_SDTR1_TXSR_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4674 #define FMC_SDTR1_TXSR_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4675 #define FMC_SDTR1_TXSR_2 ((uint32_t)0x00000040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4676 #define FMC_SDTR1_TXSR_3 ((uint32_t)0x00000080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4677
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4678 #define FMC_SDTR1_TRAS ((uint32_t)0x00000F00) /*!<TRAS[3:0] bits (Self refresh time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4679 #define FMC_SDTR1_TRAS_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4680 #define FMC_SDTR1_TRAS_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4681 #define FMC_SDTR1_TRAS_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4682 #define FMC_SDTR1_TRAS_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4683
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4684 #define FMC_SDTR1_TRC ((uint32_t)0x0000F000) /*!<TRC[2:0] bits (Row cycle delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4685 #define FMC_SDTR1_TRC_0 ((uint32_t)0x00001000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4686 #define FMC_SDTR1_TRC_1 ((uint32_t)0x00002000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4687 #define FMC_SDTR1_TRC_2 ((uint32_t)0x00004000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4688
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4689 #define FMC_SDTR1_TWR ((uint32_t)0x000F0000) /*!<TRC[2:0] bits (Write recovery delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4690 #define FMC_SDTR1_TWR_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4691 #define FMC_SDTR1_TWR_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4692 #define FMC_SDTR1_TWR_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4693
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4694 #define FMC_SDTR1_TRP ((uint32_t)0x00F00000) /*!<TRP[2:0] bits (Row precharge delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4695 #define FMC_SDTR1_TRP_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4696 #define FMC_SDTR1_TRP_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4697 #define FMC_SDTR1_TRP_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4698
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4699 #define FMC_SDTR1_TRCD ((uint32_t)0x0F000000) /*!<TRP[2:0] bits (Row to column delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4700 #define FMC_SDTR1_TRCD_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4701 #define FMC_SDTR1_TRCD_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4702 #define FMC_SDTR1_TRCD_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4703
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4704 /****************** Bit definition for FMC_SDTR2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4705 #define FMC_SDTR2_TMRD ((uint32_t)0x0000000F) /*!<TMRD[3:0] bits (Load mode register to active) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4706 #define FMC_SDTR2_TMRD_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4707 #define FMC_SDTR2_TMRD_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4708 #define FMC_SDTR2_TMRD_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4709 #define FMC_SDTR2_TMRD_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4710
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4711 #define FMC_SDTR2_TXSR ((uint32_t)0x000000F0) /*!<TXSR[3:0] bits (Exit self refresh) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4712 #define FMC_SDTR2_TXSR_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4713 #define FMC_SDTR2_TXSR_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4714 #define FMC_SDTR2_TXSR_2 ((uint32_t)0x00000040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4715 #define FMC_SDTR2_TXSR_3 ((uint32_t)0x00000080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4716
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4717 #define FMC_SDTR2_TRAS ((uint32_t)0x00000F00) /*!<TRAS[3:0] bits (Self refresh time) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4718 #define FMC_SDTR2_TRAS_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4719 #define FMC_SDTR2_TRAS_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4720 #define FMC_SDTR2_TRAS_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4721 #define FMC_SDTR2_TRAS_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4722
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4723 #define FMC_SDTR2_TRC ((uint32_t)0x0000F000) /*!<TRC[2:0] bits (Row cycle delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4724 #define FMC_SDTR2_TRC_0 ((uint32_t)0x00001000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4725 #define FMC_SDTR2_TRC_1 ((uint32_t)0x00002000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4726 #define FMC_SDTR2_TRC_2 ((uint32_t)0x00004000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4727
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4728 #define FMC_SDTR2_TWR ((uint32_t)0x000F0000) /*!<TRC[2:0] bits (Write recovery delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4729 #define FMC_SDTR2_TWR_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4730 #define FMC_SDTR2_TWR_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4731 #define FMC_SDTR2_TWR_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4732
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4733 #define FMC_SDTR2_TRP ((uint32_t)0x00F00000) /*!<TRP[2:0] bits (Row precharge delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4734 #define FMC_SDTR2_TRP_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4735 #define FMC_SDTR2_TRP_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4736 #define FMC_SDTR2_TRP_2 ((uint32_t)0x00400000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4737
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4738 #define FMC_SDTR2_TRCD ((uint32_t)0x0F000000) /*!<TRP[2:0] bits (Row to column delay) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4739 #define FMC_SDTR2_TRCD_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4740 #define FMC_SDTR2_TRCD_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4741 #define FMC_SDTR2_TRCD_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4742
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4743 /****************** Bit definition for FMC_SDCMR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4744 #define FMC_SDCMR_MODE ((uint32_t)0x00000007) /*!<MODE[2:0] bits (Command mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4745 #define FMC_SDCMR_MODE_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4746 #define FMC_SDCMR_MODE_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4747 #define FMC_SDCMR_MODE_2 ((uint32_t)0x00000003) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4748
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4749 #define FMC_SDCMR_CTB2 ((uint32_t)0x00000008) /*!<Command target 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4750
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4751 #define FMC_SDCMR_CTB1 ((uint32_t)0x00000010) /*!<Command target 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4752
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4753 #define FMC_SDCMR_NRFS ((uint32_t)0x000001E0) /*!<NRFS[3:0] bits (Number of auto-refresh) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4754 #define FMC_SDCMR_NRFS_0 ((uint32_t)0x00000020) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4755 #define FMC_SDCMR_NRFS_1 ((uint32_t)0x00000040) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4756 #define FMC_SDCMR_NRFS_2 ((uint32_t)0x00000080) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4757 #define FMC_SDCMR_NRFS_3 ((uint32_t)0x00000100) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4758
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4759 #define FMC_SDCMR_MRD ((uint32_t)0x003FFE00) /*!<MRD[12:0] bits (Mode register definition) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4760
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4761 /****************** Bit definition for FMC_SDRTR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4762 #define FMC_SDRTR_CRE ((uint32_t)0x00000001) /*!<Clear refresh error flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4763
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4764 #define FMC_SDRTR_COUNT ((uint32_t)0x00003FFE) /*!<COUNT[12:0] bits (Refresh timer count) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4765
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4766 #define FMC_SDRTR_REIE ((uint32_t)0x00004000) /*!<RES interupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4767
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4768 /****************** Bit definition for FMC_SDSR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4769 #define FMC_SDSR_RE ((uint32_t)0x00000001) /*!<Refresh error flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4770
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4771 #define FMC_SDSR_MODES1 ((uint32_t)0x00000006) /*!<MODES1[1:0]bits (Status mode for bank 1) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4772 #define FMC_SDSR_MODES1_0 ((uint32_t)0x00000002) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4773 #define FMC_SDSR_MODES1_1 ((uint32_t)0x00000004) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4774
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4775 #define FMC_SDSR_MODES2 ((uint32_t)0x00000018) /*!<MODES2[1:0]bits (Status mode for bank 2) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4776 #define FMC_SDSR_MODES2_0 ((uint32_t)0x00000008) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4777 #define FMC_SDSR_MODES2_1 ((uint32_t)0x00000010) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4778 #define FMC_SDSR_BUSY ((uint32_t)0x00000020) /*!<Busy status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4779
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4780
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4781
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4782 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4783 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4784 /* General Purpose I/O */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4785 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4786 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4787 /****************** Bits definition for GPIO_MODER register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4788 #define GPIO_MODER_MODER0 ((uint32_t)0x00000003)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4789 #define GPIO_MODER_MODER0_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4790 #define GPIO_MODER_MODER0_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4791
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4792 #define GPIO_MODER_MODER1 ((uint32_t)0x0000000C)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4793 #define GPIO_MODER_MODER1_0 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4794 #define GPIO_MODER_MODER1_1 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4795
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4796 #define GPIO_MODER_MODER2 ((uint32_t)0x00000030)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4797 #define GPIO_MODER_MODER2_0 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4798 #define GPIO_MODER_MODER2_1 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4799
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4800 #define GPIO_MODER_MODER3 ((uint32_t)0x000000C0)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4801 #define GPIO_MODER_MODER3_0 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4802 #define GPIO_MODER_MODER3_1 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4803
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4804 #define GPIO_MODER_MODER4 ((uint32_t)0x00000300)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4805 #define GPIO_MODER_MODER4_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4806 #define GPIO_MODER_MODER4_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4807
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4808 #define GPIO_MODER_MODER5 ((uint32_t)0x00000C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4809 #define GPIO_MODER_MODER5_0 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4810 #define GPIO_MODER_MODER5_1 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4811
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4812 #define GPIO_MODER_MODER6 ((uint32_t)0x00003000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4813 #define GPIO_MODER_MODER6_0 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4814 #define GPIO_MODER_MODER6_1 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4815
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4816 #define GPIO_MODER_MODER7 ((uint32_t)0x0000C000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4817 #define GPIO_MODER_MODER7_0 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4818 #define GPIO_MODER_MODER7_1 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4819
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4820 #define GPIO_MODER_MODER8 ((uint32_t)0x00030000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4821 #define GPIO_MODER_MODER8_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4822 #define GPIO_MODER_MODER8_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4823
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4824 #define GPIO_MODER_MODER9 ((uint32_t)0x000C0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4825 #define GPIO_MODER_MODER9_0 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4826 #define GPIO_MODER_MODER9_1 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4827
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4828 #define GPIO_MODER_MODER10 ((uint32_t)0x00300000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4829 #define GPIO_MODER_MODER10_0 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4830 #define GPIO_MODER_MODER10_1 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4831
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4832 #define GPIO_MODER_MODER11 ((uint32_t)0x00C00000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4833 #define GPIO_MODER_MODER11_0 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4834 #define GPIO_MODER_MODER11_1 ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4835
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4836 #define GPIO_MODER_MODER12 ((uint32_t)0x03000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4837 #define GPIO_MODER_MODER12_0 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4838 #define GPIO_MODER_MODER12_1 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4839
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4840 #define GPIO_MODER_MODER13 ((uint32_t)0x0C000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4841 #define GPIO_MODER_MODER13_0 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4842 #define GPIO_MODER_MODER13_1 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4843
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4844 #define GPIO_MODER_MODER14 ((uint32_t)0x30000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4845 #define GPIO_MODER_MODER14_0 ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4846 #define GPIO_MODER_MODER14_1 ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4847
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4848 #define GPIO_MODER_MODER15 ((uint32_t)0xC0000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4849 #define GPIO_MODER_MODER15_0 ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4850 #define GPIO_MODER_MODER15_1 ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4851
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4852 /****************** Bits definition for GPIO_OTYPER register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4853 #define GPIO_OTYPER_OT_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4854 #define GPIO_OTYPER_OT_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4855 #define GPIO_OTYPER_OT_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4856 #define GPIO_OTYPER_OT_3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4857 #define GPIO_OTYPER_OT_4 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4858 #define GPIO_OTYPER_OT_5 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4859 #define GPIO_OTYPER_OT_6 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4860 #define GPIO_OTYPER_OT_7 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4861 #define GPIO_OTYPER_OT_8 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4862 #define GPIO_OTYPER_OT_9 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4863 #define GPIO_OTYPER_OT_10 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4864 #define GPIO_OTYPER_OT_11 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4865 #define GPIO_OTYPER_OT_12 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4866 #define GPIO_OTYPER_OT_13 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4867 #define GPIO_OTYPER_OT_14 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4868 #define GPIO_OTYPER_OT_15 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4869
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4870 /****************** Bits definition for GPIO_OSPEEDR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4871 #define GPIO_OSPEEDER_OSPEEDR0 ((uint32_t)0x00000003)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4872 #define GPIO_OSPEEDER_OSPEEDR0_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4873 #define GPIO_OSPEEDER_OSPEEDR0_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4874
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4875 #define GPIO_OSPEEDER_OSPEEDR1 ((uint32_t)0x0000000C)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4876 #define GPIO_OSPEEDER_OSPEEDR1_0 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4877 #define GPIO_OSPEEDER_OSPEEDR1_1 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4878
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4879 #define GPIO_OSPEEDER_OSPEEDR2 ((uint32_t)0x00000030)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4880 #define GPIO_OSPEEDER_OSPEEDR2_0 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4881 #define GPIO_OSPEEDER_OSPEEDR2_1 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4882
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4883 #define GPIO_OSPEEDER_OSPEEDR3 ((uint32_t)0x000000C0)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4884 #define GPIO_OSPEEDER_OSPEEDR3_0 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4885 #define GPIO_OSPEEDER_OSPEEDR3_1 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4886
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4887 #define GPIO_OSPEEDER_OSPEEDR4 ((uint32_t)0x00000300)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4888 #define GPIO_OSPEEDER_OSPEEDR4_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4889 #define GPIO_OSPEEDER_OSPEEDR4_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4890
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4891 #define GPIO_OSPEEDER_OSPEEDR5 ((uint32_t)0x00000C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4892 #define GPIO_OSPEEDER_OSPEEDR5_0 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4893 #define GPIO_OSPEEDER_OSPEEDR5_1 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4894
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4895 #define GPIO_OSPEEDER_OSPEEDR6 ((uint32_t)0x00003000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4896 #define GPIO_OSPEEDER_OSPEEDR6_0 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4897 #define GPIO_OSPEEDER_OSPEEDR6_1 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4898
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4899 #define GPIO_OSPEEDER_OSPEEDR7 ((uint32_t)0x0000C000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4900 #define GPIO_OSPEEDER_OSPEEDR7_0 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4901 #define GPIO_OSPEEDER_OSPEEDR7_1 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4902
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4903 #define GPIO_OSPEEDER_OSPEEDR8 ((uint32_t)0x00030000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4904 #define GPIO_OSPEEDER_OSPEEDR8_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4905 #define GPIO_OSPEEDER_OSPEEDR8_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4906
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4907 #define GPIO_OSPEEDER_OSPEEDR9 ((uint32_t)0x000C0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4908 #define GPIO_OSPEEDER_OSPEEDR9_0 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4909 #define GPIO_OSPEEDER_OSPEEDR9_1 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4910
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4911 #define GPIO_OSPEEDER_OSPEEDR10 ((uint32_t)0x00300000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4912 #define GPIO_OSPEEDER_OSPEEDR10_0 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4913 #define GPIO_OSPEEDER_OSPEEDR10_1 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4914
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4915 #define GPIO_OSPEEDER_OSPEEDR11 ((uint32_t)0x00C00000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4916 #define GPIO_OSPEEDER_OSPEEDR11_0 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4917 #define GPIO_OSPEEDER_OSPEEDR11_1 ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4918
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4919 #define GPIO_OSPEEDER_OSPEEDR12 ((uint32_t)0x03000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4920 #define GPIO_OSPEEDER_OSPEEDR12_0 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4921 #define GPIO_OSPEEDER_OSPEEDR12_1 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4922
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4923 #define GPIO_OSPEEDER_OSPEEDR13 ((uint32_t)0x0C000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4924 #define GPIO_OSPEEDER_OSPEEDR13_0 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4925 #define GPIO_OSPEEDER_OSPEEDR13_1 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4926
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4927 #define GPIO_OSPEEDER_OSPEEDR14 ((uint32_t)0x30000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4928 #define GPIO_OSPEEDER_OSPEEDR14_0 ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4929 #define GPIO_OSPEEDER_OSPEEDR14_1 ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4930
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4931 #define GPIO_OSPEEDER_OSPEEDR15 ((uint32_t)0xC0000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4932 #define GPIO_OSPEEDER_OSPEEDR15_0 ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4933 #define GPIO_OSPEEDER_OSPEEDR15_1 ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4934
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4935 /****************** Bits definition for GPIO_PUPDR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4936 #define GPIO_PUPDR_PUPDR0 ((uint32_t)0x00000003)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4937 #define GPIO_PUPDR_PUPDR0_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4938 #define GPIO_PUPDR_PUPDR0_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4939
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4940 #define GPIO_PUPDR_PUPDR1 ((uint32_t)0x0000000C)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4941 #define GPIO_PUPDR_PUPDR1_0 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4942 #define GPIO_PUPDR_PUPDR1_1 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4943
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4944 #define GPIO_PUPDR_PUPDR2 ((uint32_t)0x00000030)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4945 #define GPIO_PUPDR_PUPDR2_0 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4946 #define GPIO_PUPDR_PUPDR2_1 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4947
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4948 #define GPIO_PUPDR_PUPDR3 ((uint32_t)0x000000C0)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4949 #define GPIO_PUPDR_PUPDR3_0 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4950 #define GPIO_PUPDR_PUPDR3_1 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4951
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4952 #define GPIO_PUPDR_PUPDR4 ((uint32_t)0x00000300)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4953 #define GPIO_PUPDR_PUPDR4_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4954 #define GPIO_PUPDR_PUPDR4_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4955
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4956 #define GPIO_PUPDR_PUPDR5 ((uint32_t)0x00000C00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4957 #define GPIO_PUPDR_PUPDR5_0 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4958 #define GPIO_PUPDR_PUPDR5_1 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4959
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4960 #define GPIO_PUPDR_PUPDR6 ((uint32_t)0x00003000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4961 #define GPIO_PUPDR_PUPDR6_0 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4962 #define GPIO_PUPDR_PUPDR6_1 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4963
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4964 #define GPIO_PUPDR_PUPDR7 ((uint32_t)0x0000C000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4965 #define GPIO_PUPDR_PUPDR7_0 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4966 #define GPIO_PUPDR_PUPDR7_1 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4967
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4968 #define GPIO_PUPDR_PUPDR8 ((uint32_t)0x00030000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4969 #define GPIO_PUPDR_PUPDR8_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4970 #define GPIO_PUPDR_PUPDR8_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4971
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4972 #define GPIO_PUPDR_PUPDR9 ((uint32_t)0x000C0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4973 #define GPIO_PUPDR_PUPDR9_0 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4974 #define GPIO_PUPDR_PUPDR9_1 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4975
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4976 #define GPIO_PUPDR_PUPDR10 ((uint32_t)0x00300000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4977 #define GPIO_PUPDR_PUPDR10_0 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4978 #define GPIO_PUPDR_PUPDR10_1 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4979
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4980 #define GPIO_PUPDR_PUPDR11 ((uint32_t)0x00C00000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4981 #define GPIO_PUPDR_PUPDR11_0 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4982 #define GPIO_PUPDR_PUPDR11_1 ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4983
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4984 #define GPIO_PUPDR_PUPDR12 ((uint32_t)0x03000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4985 #define GPIO_PUPDR_PUPDR12_0 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4986 #define GPIO_PUPDR_PUPDR12_1 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4987
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4988 #define GPIO_PUPDR_PUPDR13 ((uint32_t)0x0C000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4989 #define GPIO_PUPDR_PUPDR13_0 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4990 #define GPIO_PUPDR_PUPDR13_1 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4991
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4992 #define GPIO_PUPDR_PUPDR14 ((uint32_t)0x30000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4993 #define GPIO_PUPDR_PUPDR14_0 ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4994 #define GPIO_PUPDR_PUPDR14_1 ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4995
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4996 #define GPIO_PUPDR_PUPDR15 ((uint32_t)0xC0000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4997 #define GPIO_PUPDR_PUPDR15_0 ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4998 #define GPIO_PUPDR_PUPDR15_1 ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
4999
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5000 /****************** Bits definition for GPIO_IDR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5001 #define GPIO_IDR_IDR_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5002 #define GPIO_IDR_IDR_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5003 #define GPIO_IDR_IDR_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5004 #define GPIO_IDR_IDR_3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5005 #define GPIO_IDR_IDR_4 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5006 #define GPIO_IDR_IDR_5 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5007 #define GPIO_IDR_IDR_6 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5008 #define GPIO_IDR_IDR_7 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5009 #define GPIO_IDR_IDR_8 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5010 #define GPIO_IDR_IDR_9 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5011 #define GPIO_IDR_IDR_10 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5012 #define GPIO_IDR_IDR_11 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5013 #define GPIO_IDR_IDR_12 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5014 #define GPIO_IDR_IDR_13 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5015 #define GPIO_IDR_IDR_14 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5016 #define GPIO_IDR_IDR_15 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5017 /* Old GPIO_IDR register bits definition, maintained for legacy purpose */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5018 #define GPIO_OTYPER_IDR_0 GPIO_IDR_IDR_0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5019 #define GPIO_OTYPER_IDR_1 GPIO_IDR_IDR_1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5020 #define GPIO_OTYPER_IDR_2 GPIO_IDR_IDR_2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5021 #define GPIO_OTYPER_IDR_3 GPIO_IDR_IDR_3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5022 #define GPIO_OTYPER_IDR_4 GPIO_IDR_IDR_4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5023 #define GPIO_OTYPER_IDR_5 GPIO_IDR_IDR_5
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5024 #define GPIO_OTYPER_IDR_6 GPIO_IDR_IDR_6
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5025 #define GPIO_OTYPER_IDR_7 GPIO_IDR_IDR_7
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5026 #define GPIO_OTYPER_IDR_8 GPIO_IDR_IDR_8
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5027 #define GPIO_OTYPER_IDR_9 GPIO_IDR_IDR_9
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5028 #define GPIO_OTYPER_IDR_10 GPIO_IDR_IDR_10
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5029 #define GPIO_OTYPER_IDR_11 GPIO_IDR_IDR_11
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5030 #define GPIO_OTYPER_IDR_12 GPIO_IDR_IDR_12
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5031 #define GPIO_OTYPER_IDR_13 GPIO_IDR_IDR_13
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5032 #define GPIO_OTYPER_IDR_14 GPIO_IDR_IDR_14
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5033 #define GPIO_OTYPER_IDR_15 GPIO_IDR_IDR_15
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5034
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5035 /****************** Bits definition for GPIO_ODR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5036 #define GPIO_ODR_ODR_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5037 #define GPIO_ODR_ODR_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5038 #define GPIO_ODR_ODR_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5039 #define GPIO_ODR_ODR_3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5040 #define GPIO_ODR_ODR_4 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5041 #define GPIO_ODR_ODR_5 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5042 #define GPIO_ODR_ODR_6 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5043 #define GPIO_ODR_ODR_7 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5044 #define GPIO_ODR_ODR_8 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5045 #define GPIO_ODR_ODR_9 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5046 #define GPIO_ODR_ODR_10 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5047 #define GPIO_ODR_ODR_11 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5048 #define GPIO_ODR_ODR_12 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5049 #define GPIO_ODR_ODR_13 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5050 #define GPIO_ODR_ODR_14 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5051 #define GPIO_ODR_ODR_15 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5052 /* Old GPIO_ODR register bits definition, maintained for legacy purpose */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5053 #define GPIO_OTYPER_ODR_0 GPIO_ODR_ODR_0
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5054 #define GPIO_OTYPER_ODR_1 GPIO_ODR_ODR_1
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5055 #define GPIO_OTYPER_ODR_2 GPIO_ODR_ODR_2
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5056 #define GPIO_OTYPER_ODR_3 GPIO_ODR_ODR_3
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5057 #define GPIO_OTYPER_ODR_4 GPIO_ODR_ODR_4
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5058 #define GPIO_OTYPER_ODR_5 GPIO_ODR_ODR_5
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5059 #define GPIO_OTYPER_ODR_6 GPIO_ODR_ODR_6
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5060 #define GPIO_OTYPER_ODR_7 GPIO_ODR_ODR_7
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5061 #define GPIO_OTYPER_ODR_8 GPIO_ODR_ODR_8
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5062 #define GPIO_OTYPER_ODR_9 GPIO_ODR_ODR_9
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5063 #define GPIO_OTYPER_ODR_10 GPIO_ODR_ODR_10
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5064 #define GPIO_OTYPER_ODR_11 GPIO_ODR_ODR_11
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5065 #define GPIO_OTYPER_ODR_12 GPIO_ODR_ODR_12
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5066 #define GPIO_OTYPER_ODR_13 GPIO_ODR_ODR_13
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5067 #define GPIO_OTYPER_ODR_14 GPIO_ODR_ODR_14
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5068 #define GPIO_OTYPER_ODR_15 GPIO_ODR_ODR_15
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5069
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5070 /****************** Bits definition for GPIO_BSRR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5071 #define GPIO_BSRR_BS_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5072 #define GPIO_BSRR_BS_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5073 #define GPIO_BSRR_BS_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5074 #define GPIO_BSRR_BS_3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5075 #define GPIO_BSRR_BS_4 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5076 #define GPIO_BSRR_BS_5 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5077 #define GPIO_BSRR_BS_6 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5078 #define GPIO_BSRR_BS_7 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5079 #define GPIO_BSRR_BS_8 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5080 #define GPIO_BSRR_BS_9 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5081 #define GPIO_BSRR_BS_10 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5082 #define GPIO_BSRR_BS_11 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5083 #define GPIO_BSRR_BS_12 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5084 #define GPIO_BSRR_BS_13 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5085 #define GPIO_BSRR_BS_14 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5086 #define GPIO_BSRR_BS_15 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5087 #define GPIO_BSRR_BR_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5088 #define GPIO_BSRR_BR_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5089 #define GPIO_BSRR_BR_2 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5090 #define GPIO_BSRR_BR_3 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5091 #define GPIO_BSRR_BR_4 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5092 #define GPIO_BSRR_BR_5 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5093 #define GPIO_BSRR_BR_6 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5094 #define GPIO_BSRR_BR_7 ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5095 #define GPIO_BSRR_BR_8 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5096 #define GPIO_BSRR_BR_9 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5097 #define GPIO_BSRR_BR_10 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5098 #define GPIO_BSRR_BR_11 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5099 #define GPIO_BSRR_BR_12 ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5100 #define GPIO_BSRR_BR_13 ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5101 #define GPIO_BSRR_BR_14 ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5102 #define GPIO_BSRR_BR_15 ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5103
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5104 /****************** Bit definition for GPIO_LCKR register *********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5105 #define GPIO_LCKR_LCK0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5106 #define GPIO_LCKR_LCK1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5107 #define GPIO_LCKR_LCK2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5108 #define GPIO_LCKR_LCK3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5109 #define GPIO_LCKR_LCK4 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5110 #define GPIO_LCKR_LCK5 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5111 #define GPIO_LCKR_LCK6 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5112 #define GPIO_LCKR_LCK7 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5113 #define GPIO_LCKR_LCK8 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5114 #define GPIO_LCKR_LCK9 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5115 #define GPIO_LCKR_LCK10 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5116 #define GPIO_LCKR_LCK11 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5117 #define GPIO_LCKR_LCK12 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5118 #define GPIO_LCKR_LCK13 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5119 #define GPIO_LCKR_LCK14 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5120 #define GPIO_LCKR_LCK15 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5121 #define GPIO_LCKR_LCKK ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5122
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5123 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5124 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5125 /* Inter-integrated Circuit Interface */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5126 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5127 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5128 /******************* Bit definition for I2C_CR1 register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5129 #define I2C_CR1_PE ((uint32_t)0x00000001) /*!<Peripheral Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5130 #define I2C_CR1_SMBUS ((uint32_t)0x00000002) /*!<SMBus Mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5131 #define I2C_CR1_SMBTYPE ((uint32_t)0x00000008) /*!<SMBus Type */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5132 #define I2C_CR1_ENARP ((uint32_t)0x00000010) /*!<ARP Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5133 #define I2C_CR1_ENPEC ((uint32_t)0x00000020) /*!<PEC Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5134 #define I2C_CR1_ENGC ((uint32_t)0x00000040) /*!<General Call Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5135 #define I2C_CR1_NOSTRETCH ((uint32_t)0x00000080) /*!<Clock Stretching Disable (Slave mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5136 #define I2C_CR1_START ((uint32_t)0x00000100) /*!<Start Generation */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5137 #define I2C_CR1_STOP ((uint32_t)0x00000200) /*!<Stop Generation */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5138 #define I2C_CR1_ACK ((uint32_t)0x00000400) /*!<Acknowledge Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5139 #define I2C_CR1_POS ((uint32_t)0x00000800) /*!<Acknowledge/PEC Position (for data reception) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5140 #define I2C_CR1_PEC ((uint32_t)0x00001000) /*!<Packet Error Checking */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5141 #define I2C_CR1_ALERT ((uint32_t)0x00002000) /*!<SMBus Alert */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5142 #define I2C_CR1_SWRST ((uint32_t)0x00008000) /*!<Software Reset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5143
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5144 /******************* Bit definition for I2C_CR2 register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5145 #define I2C_CR2_FREQ ((uint32_t)0x0000003F) /*!<FREQ[5:0] bits (Peripheral Clock Frequency) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5146 #define I2C_CR2_FREQ_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5147 #define I2C_CR2_FREQ_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5148 #define I2C_CR2_FREQ_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5149 #define I2C_CR2_FREQ_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5150 #define I2C_CR2_FREQ_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5151 #define I2C_CR2_FREQ_5 ((uint32_t)0x00000020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5152
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5153 #define I2C_CR2_ITERREN ((uint32_t)0x00000100) /*!<Error Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5154 #define I2C_CR2_ITEVTEN ((uint32_t)0x00000200) /*!<Event Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5155 #define I2C_CR2_ITBUFEN ((uint32_t)0x00000400) /*!<Buffer Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5156 #define I2C_CR2_DMAEN ((uint32_t)0x00000800) /*!<DMA Requests Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5157 #define I2C_CR2_LAST ((uint32_t)0x00001000) /*!<DMA Last Transfer */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5158
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5159 /******************* Bit definition for I2C_OAR1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5160 #define I2C_OAR1_ADD1_7 ((uint32_t)0x000000FE) /*!<Interface Address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5161 #define I2C_OAR1_ADD8_9 ((uint32_t)0x00000300) /*!<Interface Address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5162
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5163 #define I2C_OAR1_ADD0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5164 #define I2C_OAR1_ADD1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5165 #define I2C_OAR1_ADD2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5166 #define I2C_OAR1_ADD3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5167 #define I2C_OAR1_ADD4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5168 #define I2C_OAR1_ADD5 ((uint32_t)0x00000020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5169 #define I2C_OAR1_ADD6 ((uint32_t)0x00000040) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5170 #define I2C_OAR1_ADD7 ((uint32_t)0x00000080) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5171 #define I2C_OAR1_ADD8 ((uint32_t)0x00000100) /*!<Bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5172 #define I2C_OAR1_ADD9 ((uint32_t)0x00000200) /*!<Bit 9 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5173
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5174 #define I2C_OAR1_ADDMODE ((uint32_t)0x00008000) /*!<Addressing Mode (Slave mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5175
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5176 /******************* Bit definition for I2C_OAR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5177 #define I2C_OAR2_ENDUAL ((uint32_t)0x00000001) /*!<Dual addressing mode enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5178 #define I2C_OAR2_ADD2 ((uint32_t)0x000000FE) /*!<Interface address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5179
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5180 /******************** Bit definition for I2C_DR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5181 #define I2C_DR_DR ((uint32_t)0x000000FF) /*!<8-bit Data Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5182
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5183 /******************* Bit definition for I2C_SR1 register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5184 #define I2C_SR1_SB ((uint32_t)0x00000001) /*!<Start Bit (Master mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5185 #define I2C_SR1_ADDR ((uint32_t)0x00000002) /*!<Address sent (master mode)/matched (slave mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5186 #define I2C_SR1_BTF ((uint32_t)0x00000004) /*!<Byte Transfer Finished */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5187 #define I2C_SR1_ADD10 ((uint32_t)0x00000008) /*!<10-bit header sent (Master mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5188 #define I2C_SR1_STOPF ((uint32_t)0x00000010) /*!<Stop detection (Slave mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5189 #define I2C_SR1_RXNE ((uint32_t)0x00000040) /*!<Data Register not Empty (receivers) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5190 #define I2C_SR1_TXE ((uint32_t)0x00000080) /*!<Data Register Empty (transmitters) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5191 #define I2C_SR1_BERR ((uint32_t)0x00000100) /*!<Bus Error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5192 #define I2C_SR1_ARLO ((uint32_t)0x00000200) /*!<Arbitration Lost (master mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5193 #define I2C_SR1_AF ((uint32_t)0x00000400) /*!<Acknowledge Failure */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5194 #define I2C_SR1_OVR ((uint32_t)0x00000800) /*!<Overrun/Underrun */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5195 #define I2C_SR1_PECERR ((uint32_t)0x00001000) /*!<PEC Error in reception */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5196 #define I2C_SR1_TIMEOUT ((uint32_t)0x00004000) /*!<Timeout or Tlow Error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5197 #define I2C_SR1_SMBALERT ((uint32_t)0x00008000) /*!<SMBus Alert */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5198
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5199 /******************* Bit definition for I2C_SR2 register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5200 #define I2C_SR2_MSL ((uint32_t)0x00000001) /*!<Master/Slave */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5201 #define I2C_SR2_BUSY ((uint32_t)0x00000002) /*!<Bus Busy */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5202 #define I2C_SR2_TRA ((uint32_t)0x00000004) /*!<Transmitter/Receiver */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5203 #define I2C_SR2_GENCALL ((uint32_t)0x00000010) /*!<General Call Address (Slave mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5204 #define I2C_SR2_SMBDEFAULT ((uint32_t)0x00000020) /*!<SMBus Device Default Address (Slave mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5205 #define I2C_SR2_SMBHOST ((uint32_t)0x00000040) /*!<SMBus Host Header (Slave mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5206 #define I2C_SR2_DUALF ((uint32_t)0x00000080) /*!<Dual Flag (Slave mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5207 #define I2C_SR2_PEC ((uint32_t)0x0000FF00) /*!<Packet Error Checking Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5208
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5209 /******************* Bit definition for I2C_CCR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5210 #define I2C_CCR_CCR ((uint32_t)0x00000FFF) /*!<Clock Control Register in Fast/Standard mode (Master mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5211 #define I2C_CCR_DUTY ((uint32_t)0x00004000) /*!<Fast Mode Duty Cycle */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5212 #define I2C_CCR_FS ((uint32_t)0x00008000) /*!<I2C Master Mode Selection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5213
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5214 /****************** Bit definition for I2C_TRISE register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5215 #define I2C_TRISE_TRISE ((uint32_t)0x0000003F) /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5216
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5217 /****************** Bit definition for I2C_FLTR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5218 #define I2C_FLTR_DNF ((uint32_t)0x0000000F) /*!<Digital Noise Filter */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5219 #define I2C_FLTR_ANOFF ((uint32_t)0x00000010) /*!<Analog Noise Filter OFF */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5220
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5221 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5222 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5223 /* Independent WATCHDOG */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5224 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5225 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5226 /******************* Bit definition for IWDG_KR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5227 #define IWDG_KR_KEY ((uint32_t)0xFFFF) /*!<Key value (write only, read 0000h) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5228
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5229 /******************* Bit definition for IWDG_PR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5230 #define IWDG_PR_PR ((uint32_t)0x07) /*!<PR[2:0] (Prescaler divider) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5231 #define IWDG_PR_PR_0 ((uint32_t)0x01) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5232 #define IWDG_PR_PR_1 ((uint32_t)0x02) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5233 #define IWDG_PR_PR_2 ((uint32_t)0x04) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5234
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5235 /******************* Bit definition for IWDG_RLR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5236 #define IWDG_RLR_RL ((uint32_t)0x0FFF) /*!<Watchdog counter reload value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5237
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5238 /******************* Bit definition for IWDG_SR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5239 #define IWDG_SR_PVU ((uint32_t)0x01) /*!<Watchdog prescaler value update */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5240 #define IWDG_SR_RVU ((uint32_t)0x02) /*!<Watchdog counter reload value update */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5241
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5242
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5243 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5244 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5245 /* LCD-TFT Display Controller (LTDC) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5246 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5247 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5248
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5249 /******************** Bit definition for LTDC_SSCR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5250
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5251 #define LTDC_SSCR_VSH ((uint32_t)0x000007FF) /*!< Vertical Synchronization Height */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5252 #define LTDC_SSCR_HSW ((uint32_t)0x0FFF0000) /*!< Horizontal Synchronization Width */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5253
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5254 /******************** Bit definition for LTDC_BPCR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5255
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5256 #define LTDC_BPCR_AVBP ((uint32_t)0x000007FF) /*!< Accumulated Vertical Back Porch */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5257 #define LTDC_BPCR_AHBP ((uint32_t)0x0FFF0000) /*!< Accumulated Horizontal Back Porch */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5258
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5259 /******************** Bit definition for LTDC_AWCR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5260
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5261 #define LTDC_AWCR_AAH ((uint32_t)0x000007FF) /*!< Accumulated Active heigh */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5262 #define LTDC_AWCR_AAW ((uint32_t)0x0FFF0000) /*!< Accumulated Active Width */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5263
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5264 /******************** Bit definition for LTDC_TWCR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5265
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5266 #define LTDC_TWCR_TOTALH ((uint32_t)0x000007FF) /*!< Total Heigh */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5267 #define LTDC_TWCR_TOTALW ((uint32_t)0x0FFF0000) /*!< Total Width */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5268
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5269 /******************** Bit definition for LTDC_GCR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5270
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5271 #define LTDC_GCR_LTDCEN ((uint32_t)0x00000001) /*!< LCD-TFT controller enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5272 #define LTDC_GCR_DBW ((uint32_t)0x00000070) /*!< Dither Blue Width */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5273 #define LTDC_GCR_DGW ((uint32_t)0x00000700) /*!< Dither Green Width */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5274 #define LTDC_GCR_DRW ((uint32_t)0x00007000) /*!< Dither Red Width */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5275 #define LTDC_GCR_DTEN ((uint32_t)0x00010000) /*!< Dither Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5276 #define LTDC_GCR_PCPOL ((uint32_t)0x10000000) /*!< Pixel Clock Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5277 #define LTDC_GCR_DEPOL ((uint32_t)0x20000000) /*!< Data Enable Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5278 #define LTDC_GCR_VSPOL ((uint32_t)0x40000000) /*!< Vertical Synchronization Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5279 #define LTDC_GCR_HSPOL ((uint32_t)0x80000000) /*!< Horizontal Synchronization Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5280
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5281 /******************** Bit definition for LTDC_SRCR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5282
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5283 #define LTDC_SRCR_IMR ((uint32_t)0x00000001) /*!< Immediate Reload */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5284 #define LTDC_SRCR_VBR ((uint32_t)0x00000002) /*!< Vertical Blanking Reload */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5285
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5286 /******************** Bit definition for LTDC_BCCR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5287
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5288 #define LTDC_BCCR_BCBLUE ((uint32_t)0x000000FF) /*!< Background Blue value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5289 #define LTDC_BCCR_BCGREEN ((uint32_t)0x0000FF00) /*!< Background Green value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5290 #define LTDC_BCCR_BCRED ((uint32_t)0x00FF0000) /*!< Background Red value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5291
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5292 /******************** Bit definition for LTDC_IER register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5293
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5294 #define LTDC_IER_LIE ((uint32_t)0x00000001) /*!< Line Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5295 #define LTDC_IER_FUIE ((uint32_t)0x00000002) /*!< FIFO Underrun Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5296 #define LTDC_IER_TERRIE ((uint32_t)0x00000004) /*!< Transfer Error Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5297 #define LTDC_IER_RRIE ((uint32_t)0x00000008) /*!< Register Reload interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5298
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5299 /******************** Bit definition for LTDC_ISR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5300
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5301 #define LTDC_ISR_LIF ((uint32_t)0x00000001) /*!< Line Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5302 #define LTDC_ISR_FUIF ((uint32_t)0x00000002) /*!< FIFO Underrun Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5303 #define LTDC_ISR_TERRIF ((uint32_t)0x00000004) /*!< Transfer Error Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5304 #define LTDC_ISR_RRIF ((uint32_t)0x00000008) /*!< Register Reload interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5305
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5306 /******************** Bit definition for LTDC_ICR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5307
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5308 #define LTDC_ICR_CLIF ((uint32_t)0x00000001) /*!< Clears the Line Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5309 #define LTDC_ICR_CFUIF ((uint32_t)0x00000002) /*!< Clears the FIFO Underrun Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5310 #define LTDC_ICR_CTERRIF ((uint32_t)0x00000004) /*!< Clears the Transfer Error Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5311 #define LTDC_ICR_CRRIF ((uint32_t)0x00000008) /*!< Clears Register Reload interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5312
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5313 /******************** Bit definition for LTDC_LIPCR register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5314
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5315 #define LTDC_LIPCR_LIPOS ((uint32_t)0x000007FF) /*!< Line Interrupt Position */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5316
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5317 /******************** Bit definition for LTDC_CPSR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5318
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5319 #define LTDC_CPSR_CYPOS ((uint32_t)0x0000FFFF) /*!< Current Y Position */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5320 #define LTDC_CPSR_CXPOS ((uint32_t)0xFFFF0000) /*!< Current X Position */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5321
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5322 /******************** Bit definition for LTDC_CDSR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5323
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5324 #define LTDC_CDSR_VDES ((uint32_t)0x00000001) /*!< Vertical Data Enable Status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5325 #define LTDC_CDSR_HDES ((uint32_t)0x00000002) /*!< Horizontal Data Enable Status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5326 #define LTDC_CDSR_VSYNCS ((uint32_t)0x00000004) /*!< Vertical Synchronization Status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5327 #define LTDC_CDSR_HSYNCS ((uint32_t)0x00000008) /*!< Horizontal Synchronization Status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5328
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5329 /******************** Bit definition for LTDC_LxCR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5330
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5331 #define LTDC_LxCR_LEN ((uint32_t)0x00000001) /*!< Layer Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5332 #define LTDC_LxCR_COLKEN ((uint32_t)0x00000002) /*!< Color Keying Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5333 #define LTDC_LxCR_CLUTEN ((uint32_t)0x00000010) /*!< Color Lockup Table Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5334
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5335 /******************** Bit definition for LTDC_LxWHPCR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5336
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5337 #define LTDC_LxWHPCR_WHSTPOS ((uint32_t)0x00000FFF) /*!< Window Horizontal Start Position */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5338 #define LTDC_LxWHPCR_WHSPPOS ((uint32_t)0xFFFF0000) /*!< Window Horizontal Stop Position */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5339
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5340 /******************** Bit definition for LTDC_LxWVPCR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5341
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5342 #define LTDC_LxWVPCR_WVSTPOS ((uint32_t)0x00000FFF) /*!< Window Vertical Start Position */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5343 #define LTDC_LxWVPCR_WVSPPOS ((uint32_t)0xFFFF0000) /*!< Window Vertical Stop Position */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5344
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5345 /******************** Bit definition for LTDC_LxCKCR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5346
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5347 #define LTDC_LxCKCR_CKBLUE ((uint32_t)0x000000FF) /*!< Color Key Blue value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5348 #define LTDC_LxCKCR_CKGREEN ((uint32_t)0x0000FF00) /*!< Color Key Green value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5349 #define LTDC_LxCKCR_CKRED ((uint32_t)0x00FF0000) /*!< Color Key Red value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5350
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5351 /******************** Bit definition for LTDC_LxPFCR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5352
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5353 #define LTDC_LxPFCR_PF ((uint32_t)0x00000007) /*!< Pixel Format */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5354
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5355 /******************** Bit definition for LTDC_LxCACR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5356
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5357 #define LTDC_LxCACR_CONSTA ((uint32_t)0x000000FF) /*!< Constant Alpha */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5358
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5359 /******************** Bit definition for LTDC_LxDCCR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5360
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5361 #define LTDC_LxDCCR_DCBLUE ((uint32_t)0x000000FF) /*!< Default Color Blue */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5362 #define LTDC_LxDCCR_DCGREEN ((uint32_t)0x0000FF00) /*!< Default Color Green */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5363 #define LTDC_LxDCCR_DCRED ((uint32_t)0x00FF0000) /*!< Default Color Red */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5364 #define LTDC_LxDCCR_DCALPHA ((uint32_t)0xFF000000) /*!< Default Color Alpha */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5365
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5366 /******************** Bit definition for LTDC_LxBFCR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5367
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5368 #define LTDC_LxBFCR_BF2 ((uint32_t)0x00000007) /*!< Blending Factor 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5369 #define LTDC_LxBFCR_BF1 ((uint32_t)0x00000700) /*!< Blending Factor 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5370
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5371 /******************** Bit definition for LTDC_LxCFBAR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5372
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5373 #define LTDC_LxCFBAR_CFBADD ((uint32_t)0xFFFFFFFF) /*!< Color Frame Buffer Start Address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5374
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5375 /******************** Bit definition for LTDC_LxCFBLR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5376
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5377 #define LTDC_LxCFBLR_CFBLL ((uint32_t)0x00001FFF) /*!< Color Frame Buffer Line Length */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5378 #define LTDC_LxCFBLR_CFBP ((uint32_t)0x1FFF0000) /*!< Color Frame Buffer Pitch in bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5379
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5380 /******************** Bit definition for LTDC_LxCFBLNR register *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5381
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5382 #define LTDC_LxCFBLNR_CFBLNBR ((uint32_t)0x000007FF) /*!< Frame Buffer Line Number */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5383
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5384 /******************** Bit definition for LTDC_LxCLUTWR register *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5385
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5386 #define LTDC_LxCLUTWR_BLUE ((uint32_t)0x000000FF) /*!< Blue value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5387 #define LTDC_LxCLUTWR_GREEN ((uint32_t)0x0000FF00) /*!< Green value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5388 #define LTDC_LxCLUTWR_RED ((uint32_t)0x00FF0000) /*!< Red value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5389 #define LTDC_LxCLUTWR_CLUTADD ((uint32_t)0xFF000000) /*!< CLUT address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5390
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5391
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5392 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5393 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5394 /* Power Control */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5395 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5396 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5397 /******************** Bit definition for PWR_CR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5398 #define PWR_CR_LPDS ((uint32_t)0x00000001) /*!< Low-Power Deepsleep */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5399 #define PWR_CR_PDDS ((uint32_t)0x00000002) /*!< Power Down Deepsleep */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5400 #define PWR_CR_CWUF ((uint32_t)0x00000004) /*!< Clear Wakeup Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5401 #define PWR_CR_CSBF ((uint32_t)0x00000008) /*!< Clear Standby Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5402 #define PWR_CR_PVDE ((uint32_t)0x00000010) /*!< Power Voltage Detector Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5403
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5404 #define PWR_CR_PLS ((uint32_t)0x000000E0) /*!< PLS[2:0] bits (PVD Level Selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5405 #define PWR_CR_PLS_0 ((uint32_t)0x00000020) /*!< Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5406 #define PWR_CR_PLS_1 ((uint32_t)0x00000040) /*!< Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5407 #define PWR_CR_PLS_2 ((uint32_t)0x00000080) /*!< Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5408
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5409 /*!< PVD level configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5410 #define PWR_CR_PLS_LEV0 ((uint32_t)0x00000000) /*!< PVD level 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5411 #define PWR_CR_PLS_LEV1 ((uint32_t)0x00000020) /*!< PVD level 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5412 #define PWR_CR_PLS_LEV2 ((uint32_t)0x00000040) /*!< PVD level 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5413 #define PWR_CR_PLS_LEV3 ((uint32_t)0x00000060) /*!< PVD level 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5414 #define PWR_CR_PLS_LEV4 ((uint32_t)0x00000080) /*!< PVD level 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5415 #define PWR_CR_PLS_LEV5 ((uint32_t)0x000000A0) /*!< PVD level 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5416 #define PWR_CR_PLS_LEV6 ((uint32_t)0x000000C0) /*!< PVD level 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5417 #define PWR_CR_PLS_LEV7 ((uint32_t)0x000000E0) /*!< PVD level 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5418 #define PWR_CR_DBP ((uint32_t)0x00000100) /*!< Disable Backup Domain write protection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5419 #define PWR_CR_FPDS ((uint32_t)0x00000200) /*!< Flash power down in Stop mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5420 #define PWR_CR_LPLVDS ((uint32_t)0x00000400) /*!< Low-Power Regulator Low Voltage Scaling in Stop mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5421 #define PWR_CR_MRLVDS ((uint32_t)0x00000800) /*!< Main regulator Low Voltage Scaling in Stop mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5422 #define PWR_CR_ADCDC1 ((uint32_t)0x00002000) /*!< Refer to AN4073 on how to use this bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5423 #define PWR_CR_VOS ((uint32_t)0x0000C000) /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5424 #define PWR_CR_VOS_0 ((uint32_t)0x00004000) /*!< Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5425 #define PWR_CR_VOS_1 ((uint32_t)0x00008000) /*!< Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5426 #define PWR_CR_ODEN ((uint32_t)0x00010000) /*!< Over Drive enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5427 #define PWR_CR_ODSWEN ((uint32_t)0x00020000) /*!< Over Drive switch enabled */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5428 #define PWR_CR_UDEN ((uint32_t)0x000C0000) /*!< Under Drive enable in stop mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5429 #define PWR_CR_UDEN_0 ((uint32_t)0x00040000) /*!< Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5430 #define PWR_CR_UDEN_1 ((uint32_t)0x00080000) /*!< Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5431
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5432 /* Legacy define */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5433 #define PWR_CR_PMODE PWR_CR_VOS
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5434 #define PWR_CR_LPUDS PWR_CR_LPLVDS /*!< Low-Power Regulator in deepsleep under-drive mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5435 #define PWR_CR_MRUDS PWR_CR_MRLVDS /*!< Main regulator in deepsleep under-drive mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5436
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5437 /******************* Bit definition for PWR_CSR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5438 #define PWR_CSR_WUF ((uint32_t)0x00000001) /*!< Wakeup Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5439 #define PWR_CSR_SBF ((uint32_t)0x00000002) /*!< Standby Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5440 #define PWR_CSR_PVDO ((uint32_t)0x00000004) /*!< PVD Output */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5441 #define PWR_CSR_BRR ((uint32_t)0x00000008) /*!< Backup regulator ready */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5442 #define PWR_CSR_EWUP ((uint32_t)0x00000100) /*!< Enable WKUP pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5443 #define PWR_CSR_BRE ((uint32_t)0x00000200) /*!< Backup regulator enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5444 #define PWR_CSR_VOSRDY ((uint32_t)0x00004000) /*!< Regulator voltage scaling output selection ready */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5445 #define PWR_CSR_ODRDY ((uint32_t)0x00010000) /*!< Over Drive generator ready */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5446 #define PWR_CSR_ODSWRDY ((uint32_t)0x00020000) /*!< Over Drive Switch ready */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5447 #define PWR_CSR_UDSWRDY ((uint32_t)0x000C0000) /*!< Under Drive ready */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5448
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5449 /* Legacy define */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5450 #define PWR_CSR_REGRDY PWR_CSR_VOSRDY
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5451
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5452 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5453 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5454 /* Reset and Clock Control */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5455 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5456 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5457 /******************** Bit definition for RCC_CR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5458 #define RCC_CR_HSION ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5459 #define RCC_CR_HSIRDY ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5460
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5461 #define RCC_CR_HSITRIM ((uint32_t)0x000000F8)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5462 #define RCC_CR_HSITRIM_0 ((uint32_t)0x00000008)/*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5463 #define RCC_CR_HSITRIM_1 ((uint32_t)0x00000010)/*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5464 #define RCC_CR_HSITRIM_2 ((uint32_t)0x00000020)/*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5465 #define RCC_CR_HSITRIM_3 ((uint32_t)0x00000040)/*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5466 #define RCC_CR_HSITRIM_4 ((uint32_t)0x00000080)/*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5467
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5468 #define RCC_CR_HSICAL ((uint32_t)0x0000FF00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5469 #define RCC_CR_HSICAL_0 ((uint32_t)0x00000100)/*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5470 #define RCC_CR_HSICAL_1 ((uint32_t)0x00000200)/*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5471 #define RCC_CR_HSICAL_2 ((uint32_t)0x00000400)/*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5472 #define RCC_CR_HSICAL_3 ((uint32_t)0x00000800)/*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5473 #define RCC_CR_HSICAL_4 ((uint32_t)0x00001000)/*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5474 #define RCC_CR_HSICAL_5 ((uint32_t)0x00002000)/*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5475 #define RCC_CR_HSICAL_6 ((uint32_t)0x00004000)/*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5476 #define RCC_CR_HSICAL_7 ((uint32_t)0x00008000)/*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5477
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5478 #define RCC_CR_HSEON ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5479 #define RCC_CR_HSERDY ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5480 #define RCC_CR_HSEBYP ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5481 #define RCC_CR_CSSON ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5482 #define RCC_CR_PLLON ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5483 #define RCC_CR_PLLRDY ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5484 #define RCC_CR_PLLI2SON ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5485 #define RCC_CR_PLLI2SRDY ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5486 #define RCC_CR_PLLSAION ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5487 #define RCC_CR_PLLSAIRDY ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5488
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5489 /******************** Bit definition for RCC_PLLCFGR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5490 #define RCC_PLLCFGR_PLLM ((uint32_t)0x0000003F)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5491 #define RCC_PLLCFGR_PLLM_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5492 #define RCC_PLLCFGR_PLLM_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5493 #define RCC_PLLCFGR_PLLM_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5494 #define RCC_PLLCFGR_PLLM_3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5495 #define RCC_PLLCFGR_PLLM_4 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5496 #define RCC_PLLCFGR_PLLM_5 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5497
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5498 #define RCC_PLLCFGR_PLLN ((uint32_t)0x00007FC0)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5499 #define RCC_PLLCFGR_PLLN_0 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5500 #define RCC_PLLCFGR_PLLN_1 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5501 #define RCC_PLLCFGR_PLLN_2 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5502 #define RCC_PLLCFGR_PLLN_3 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5503 #define RCC_PLLCFGR_PLLN_4 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5504 #define RCC_PLLCFGR_PLLN_5 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5505 #define RCC_PLLCFGR_PLLN_6 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5506 #define RCC_PLLCFGR_PLLN_7 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5507 #define RCC_PLLCFGR_PLLN_8 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5508
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5509 #define RCC_PLLCFGR_PLLP ((uint32_t)0x00030000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5510 #define RCC_PLLCFGR_PLLP_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5511 #define RCC_PLLCFGR_PLLP_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5512
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5513 #define RCC_PLLCFGR_PLLSRC ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5514 #define RCC_PLLCFGR_PLLSRC_HSE ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5515 #define RCC_PLLCFGR_PLLSRC_HSI ((uint32_t)0x00000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5516
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5517 #define RCC_PLLCFGR_PLLQ ((uint32_t)0x0F000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5518 #define RCC_PLLCFGR_PLLQ_0 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5519 #define RCC_PLLCFGR_PLLQ_1 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5520 #define RCC_PLLCFGR_PLLQ_2 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5521 #define RCC_PLLCFGR_PLLQ_3 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5522
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5523 /******************** Bit definition for RCC_CFGR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5524 /*!< SW configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5525 #define RCC_CFGR_SW ((uint32_t)0x00000003) /*!< SW[1:0] bits (System clock Switch) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5526 #define RCC_CFGR_SW_0 ((uint32_t)0x00000001) /*!< Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5527 #define RCC_CFGR_SW_1 ((uint32_t)0x00000002) /*!< Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5528
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5529 #define RCC_CFGR_SW_HSI ((uint32_t)0x00000000) /*!< HSI selected as system clock */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5530 #define RCC_CFGR_SW_HSE ((uint32_t)0x00000001) /*!< HSE selected as system clock */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5531 #define RCC_CFGR_SW_PLL ((uint32_t)0x00000002) /*!< PLL selected as system clock */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5532
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5533 /*!< SWS configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5534 #define RCC_CFGR_SWS ((uint32_t)0x0000000C) /*!< SWS[1:0] bits (System Clock Switch Status) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5535 #define RCC_CFGR_SWS_0 ((uint32_t)0x00000004) /*!< Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5536 #define RCC_CFGR_SWS_1 ((uint32_t)0x00000008) /*!< Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5537
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5538 #define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000) /*!< HSI oscillator used as system clock */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5539 #define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004) /*!< HSE oscillator used as system clock */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5540 #define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008) /*!< PLL used as system clock */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5541
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5542 /*!< HPRE configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5543 #define RCC_CFGR_HPRE ((uint32_t)0x000000F0) /*!< HPRE[3:0] bits (AHB prescaler) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5544 #define RCC_CFGR_HPRE_0 ((uint32_t)0x00000010) /*!< Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5545 #define RCC_CFGR_HPRE_1 ((uint32_t)0x00000020) /*!< Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5546 #define RCC_CFGR_HPRE_2 ((uint32_t)0x00000040) /*!< Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5547 #define RCC_CFGR_HPRE_3 ((uint32_t)0x00000080) /*!< Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5548
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5549 #define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000) /*!< SYSCLK not divided */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5550 #define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080) /*!< SYSCLK divided by 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5551 #define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090) /*!< SYSCLK divided by 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5552 #define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0) /*!< SYSCLK divided by 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5553 #define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0) /*!< SYSCLK divided by 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5554 #define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0) /*!< SYSCLK divided by 64 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5555 #define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0) /*!< SYSCLK divided by 128 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5556 #define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0) /*!< SYSCLK divided by 256 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5557 #define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0) /*!< SYSCLK divided by 512 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5558
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5559 /*!< PPRE1 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5560 #define RCC_CFGR_PPRE1 ((uint32_t)0x00001C00) /*!< PRE1[2:0] bits (APB1 prescaler) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5561 #define RCC_CFGR_PPRE1_0 ((uint32_t)0x00000400) /*!< Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5562 #define RCC_CFGR_PPRE1_1 ((uint32_t)0x00000800) /*!< Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5563 #define RCC_CFGR_PPRE1_2 ((uint32_t)0x00001000) /*!< Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5564
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5565 #define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5566 #define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00001000) /*!< HCLK divided by 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5567 #define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00001400) /*!< HCLK divided by 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5568 #define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00001800) /*!< HCLK divided by 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5569 #define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00001C00) /*!< HCLK divided by 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5570
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5571 /*!< PPRE2 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5572 #define RCC_CFGR_PPRE2 ((uint32_t)0x0000E000) /*!< PRE2[2:0] bits (APB2 prescaler) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5573 #define RCC_CFGR_PPRE2_0 ((uint32_t)0x00002000) /*!< Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5574 #define RCC_CFGR_PPRE2_1 ((uint32_t)0x00004000) /*!< Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5575 #define RCC_CFGR_PPRE2_2 ((uint32_t)0x00008000) /*!< Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5576
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5577 #define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5578 #define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00008000) /*!< HCLK divided by 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5579 #define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x0000A000) /*!< HCLK divided by 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5580 #define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x0000C000) /*!< HCLK divided by 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5581 #define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x0000E000) /*!< HCLK divided by 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5582
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5583 /*!< RTCPRE configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5584 #define RCC_CFGR_RTCPRE ((uint32_t)0x001F0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5585 #define RCC_CFGR_RTCPRE_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5586 #define RCC_CFGR_RTCPRE_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5587 #define RCC_CFGR_RTCPRE_2 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5588 #define RCC_CFGR_RTCPRE_3 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5589 #define RCC_CFGR_RTCPRE_4 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5590
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5591 /*!< MCO1 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5592 #define RCC_CFGR_MCO1 ((uint32_t)0x00600000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5593 #define RCC_CFGR_MCO1_0 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5594 #define RCC_CFGR_MCO1_1 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5595
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5596 #define RCC_CFGR_I2SSRC ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5597
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5598 #define RCC_CFGR_MCO1PRE ((uint32_t)0x07000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5599 #define RCC_CFGR_MCO1PRE_0 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5600 #define RCC_CFGR_MCO1PRE_1 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5601 #define RCC_CFGR_MCO1PRE_2 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5602
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5603 #define RCC_CFGR_MCO2PRE ((uint32_t)0x38000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5604 #define RCC_CFGR_MCO2PRE_0 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5605 #define RCC_CFGR_MCO2PRE_1 ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5606 #define RCC_CFGR_MCO2PRE_2 ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5607
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5608 #define RCC_CFGR_MCO2 ((uint32_t)0xC0000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5609 #define RCC_CFGR_MCO2_0 ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5610 #define RCC_CFGR_MCO2_1 ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5611
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5612 /******************** Bit definition for RCC_CIR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5613 #define RCC_CIR_LSIRDYF ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5614 #define RCC_CIR_LSERDYF ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5615 #define RCC_CIR_HSIRDYF ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5616 #define RCC_CIR_HSERDYF ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5617 #define RCC_CIR_PLLRDYF ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5618 #define RCC_CIR_PLLI2SRDYF ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5619 #define RCC_CIR_PLLSAIRDYF ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5620 #define RCC_CIR_CSSF ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5621 #define RCC_CIR_LSIRDYIE ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5622 #define RCC_CIR_LSERDYIE ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5623 #define RCC_CIR_HSIRDYIE ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5624 #define RCC_CIR_HSERDYIE ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5625 #define RCC_CIR_PLLRDYIE ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5626 #define RCC_CIR_PLLI2SRDYIE ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5627 #define RCC_CIR_PLLSAIRDYIE ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5628 #define RCC_CIR_LSIRDYC ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5629 #define RCC_CIR_LSERDYC ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5630 #define RCC_CIR_HSIRDYC ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5631 #define RCC_CIR_HSERDYC ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5632 #define RCC_CIR_PLLRDYC ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5633 #define RCC_CIR_PLLI2SRDYC ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5634 #define RCC_CIR_PLLSAIRDYC ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5635 #define RCC_CIR_CSSC ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5636
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5637 /******************** Bit definition for RCC_AHB1RSTR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5638 #define RCC_AHB1RSTR_GPIOARST ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5639 #define RCC_AHB1RSTR_GPIOBRST ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5640 #define RCC_AHB1RSTR_GPIOCRST ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5641 #define RCC_AHB1RSTR_GPIODRST ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5642 #define RCC_AHB1RSTR_GPIOERST ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5643 #define RCC_AHB1RSTR_GPIOFRST ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5644 #define RCC_AHB1RSTR_GPIOGRST ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5645 #define RCC_AHB1RSTR_GPIOHRST ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5646 #define RCC_AHB1RSTR_GPIOIRST ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5647 #define RCC_AHB1RSTR_GPIOJRST ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5648 #define RCC_AHB1RSTR_GPIOKRST ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5649 #define RCC_AHB1RSTR_CRCRST ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5650 #define RCC_AHB1RSTR_DMA1RST ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5651 #define RCC_AHB1RSTR_DMA2RST ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5652 #define RCC_AHB1RSTR_DMA2DRST ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5653 #define RCC_AHB1RSTR_ETHMACRST ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5654 #define RCC_AHB1RSTR_OTGHRST ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5655
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5656 /******************** Bit definition for RCC_AHB2RSTR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5657 #define RCC_AHB2RSTR_DCMIRST ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5658 #define RCC_AHB2RSTR_RNGRST ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5659 #define RCC_AHB2RSTR_OTGFSRST ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5660
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5661 /******************** Bit definition for RCC_AHB3RSTR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5662 #define RCC_AHB3RSTR_FMCRST ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5663
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5664 /******************** Bit definition for RCC_APB1RSTR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5665 #define RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5666 #define RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5667 #define RCC_APB1RSTR_TIM4RST ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5668 #define RCC_APB1RSTR_TIM5RST ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5669 #define RCC_APB1RSTR_TIM6RST ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5670 #define RCC_APB1RSTR_TIM7RST ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5671 #define RCC_APB1RSTR_TIM12RST ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5672 #define RCC_APB1RSTR_TIM13RST ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5673 #define RCC_APB1RSTR_TIM14RST ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5674 #define RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5675 #define RCC_APB1RSTR_SPI2RST ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5676 #define RCC_APB1RSTR_SPI3RST ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5677 #define RCC_APB1RSTR_USART2RST ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5678 #define RCC_APB1RSTR_USART3RST ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5679 #define RCC_APB1RSTR_UART4RST ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5680 #define RCC_APB1RSTR_UART5RST ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5681 #define RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5682 #define RCC_APB1RSTR_I2C2RST ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5683 #define RCC_APB1RSTR_I2C3RST ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5684 #define RCC_APB1RSTR_CAN1RST ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5685 #define RCC_APB1RSTR_CAN2RST ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5686 #define RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5687 #define RCC_APB1RSTR_DACRST ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5688 #define RCC_APB1RSTR_UART7RST ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5689 #define RCC_APB1RSTR_UART8RST ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5690
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5691 /******************** Bit definition for RCC_APB2RSTR register **************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5692 #define RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5693 #define RCC_APB2RSTR_TIM8RST ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5694 #define RCC_APB2RSTR_USART1RST ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5695 #define RCC_APB2RSTR_USART6RST ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5696 #define RCC_APB2RSTR_ADCRST ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5697 #define RCC_APB2RSTR_SDIORST ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5698 #define RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5699 #define RCC_APB2RSTR_SPI4RST ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5700 #define RCC_APB2RSTR_SYSCFGRST ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5701 #define RCC_APB2RSTR_TIM9RST ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5702 #define RCC_APB2RSTR_TIM10RST ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5703 #define RCC_APB2RSTR_TIM11RST ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5704 #define RCC_APB2RSTR_SPI5RST ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5705 #define RCC_APB2RSTR_SPI6RST ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5706 #define RCC_APB2RSTR_SAI1RST ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5707 #define RCC_APB2RSTR_LTDCRST ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5708
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5709 /* Old SPI1RST bit definition, maintained for legacy purpose */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5710 #define RCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5711
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5712 /******************** Bit definition for RCC_AHB1ENR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5713 #define RCC_AHB1ENR_GPIOAEN ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5714 #define RCC_AHB1ENR_GPIOBEN ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5715 #define RCC_AHB1ENR_GPIOCEN ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5716 #define RCC_AHB1ENR_GPIODEN ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5717 #define RCC_AHB1ENR_GPIOEEN ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5718 #define RCC_AHB1ENR_GPIOFEN ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5719 #define RCC_AHB1ENR_GPIOGEN ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5720 #define RCC_AHB1ENR_GPIOHEN ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5721 #define RCC_AHB1ENR_GPIOIEN ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5722 #define RCC_AHB1ENR_GPIOJEN ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5723 #define RCC_AHB1ENR_GPIOKEN ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5724
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5725 #define RCC_AHB1ENR_CRCEN ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5726 #define RCC_AHB1ENR_BKPSRAMEN ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5727 #define RCC_AHB1ENR_CCMDATARAMEN ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5728 #define RCC_AHB1ENR_DMA1EN ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5729 #define RCC_AHB1ENR_DMA2EN ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5730 #define RCC_AHB1ENR_DMA2DEN ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5731
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5732 #define RCC_AHB1ENR_ETHMACEN ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5733 #define RCC_AHB1ENR_ETHMACTXEN ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5734 #define RCC_AHB1ENR_ETHMACRXEN ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5735 #define RCC_AHB1ENR_ETHMACPTPEN ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5736 #define RCC_AHB1ENR_OTGHSEN ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5737 #define RCC_AHB1ENR_OTGHSULPIEN ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5738
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5739 /******************** Bit definition for RCC_AHB2ENR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5740 #define RCC_AHB2ENR_DCMIEN ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5741 #define RCC_AHB2ENR_RNGEN ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5742 #define RCC_AHB2ENR_OTGFSEN ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5743
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5744 /******************** Bit definition for RCC_AHB3ENR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5745 #define RCC_AHB3ENR_FMCEN ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5746
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5747 /******************** Bit definition for RCC_APB1ENR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5748 #define RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5749 #define RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5750 #define RCC_APB1ENR_TIM4EN ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5751 #define RCC_APB1ENR_TIM5EN ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5752 #define RCC_APB1ENR_TIM6EN ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5753 #define RCC_APB1ENR_TIM7EN ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5754 #define RCC_APB1ENR_TIM12EN ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5755 #define RCC_APB1ENR_TIM13EN ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5756 #define RCC_APB1ENR_TIM14EN ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5757 #define RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5758 #define RCC_APB1ENR_SPI2EN ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5759 #define RCC_APB1ENR_SPI3EN ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5760 #define RCC_APB1ENR_USART2EN ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5761 #define RCC_APB1ENR_USART3EN ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5762 #define RCC_APB1ENR_UART4EN ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5763 #define RCC_APB1ENR_UART5EN ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5764 #define RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5765 #define RCC_APB1ENR_I2C2EN ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5766 #define RCC_APB1ENR_I2C3EN ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5767 #define RCC_APB1ENR_CAN1EN ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5768 #define RCC_APB1ENR_CAN2EN ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5769 #define RCC_APB1ENR_PWREN ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5770 #define RCC_APB1ENR_DACEN ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5771 #define RCC_APB1ENR_UART7EN ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5772 #define RCC_APB1ENR_UART8EN ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5773
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5774 /******************** Bit definition for RCC_APB2ENR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5775 #define RCC_APB2ENR_TIM1EN ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5776 #define RCC_APB2ENR_TIM8EN ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5777 #define RCC_APB2ENR_USART1EN ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5778 #define RCC_APB2ENR_USART6EN ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5779 #define RCC_APB2ENR_ADC1EN ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5780 #define RCC_APB2ENR_ADC2EN ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5781 #define RCC_APB2ENR_ADC3EN ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5782 #define RCC_APB2ENR_SDIOEN ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5783 #define RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5784 #define RCC_APB2ENR_SPI4EN ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5785 #define RCC_APB2ENR_SYSCFGEN ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5786 #define RCC_APB2ENR_TIM9EN ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5787 #define RCC_APB2ENR_TIM10EN ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5788 #define RCC_APB2ENR_TIM11EN ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5789 #define RCC_APB2ENR_SPI5EN ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5790 #define RCC_APB2ENR_SPI6EN ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5791 #define RCC_APB2ENR_SAI1EN ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5792 #define RCC_APB2ENR_LTDCEN ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5793
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5794 /******************** Bit definition for RCC_AHB1LPENR register *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5795 #define RCC_AHB1LPENR_GPIOALPEN ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5796 #define RCC_AHB1LPENR_GPIOBLPEN ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5797 #define RCC_AHB1LPENR_GPIOCLPEN ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5798 #define RCC_AHB1LPENR_GPIODLPEN ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5799 #define RCC_AHB1LPENR_GPIOELPEN ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5800 #define RCC_AHB1LPENR_GPIOFLPEN ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5801 #define RCC_AHB1LPENR_GPIOGLPEN ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5802 #define RCC_AHB1LPENR_GPIOHLPEN ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5803 #define RCC_AHB1LPENR_GPIOILPEN ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5804 #define RCC_AHB1LPENR_GPIOJLPEN ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5805 #define RCC_AHB1LPENR_GPIOKLPEN ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5806
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5807 #define RCC_AHB1LPENR_CRCLPEN ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5808 #define RCC_AHB1LPENR_FLITFLPEN ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5809 #define RCC_AHB1LPENR_SRAM1LPEN ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5810 #define RCC_AHB1LPENR_SRAM2LPEN ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5811 #define RCC_AHB1LPENR_BKPSRAMLPEN ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5812 #define RCC_AHB1LPENR_SRAM3LPEN ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5813 #define RCC_AHB1LPENR_DMA1LPEN ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5814 #define RCC_AHB1LPENR_DMA2LPEN ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5815 #define RCC_AHB1LPENR_DMA2DLPEN ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5816
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5817 #define RCC_AHB1LPENR_ETHMACLPEN ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5818 #define RCC_AHB1LPENR_ETHMACTXLPEN ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5819 #define RCC_AHB1LPENR_ETHMACRXLPEN ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5820 #define RCC_AHB1LPENR_ETHMACPTPLPEN ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5821 #define RCC_AHB1LPENR_OTGHSLPEN ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5822 #define RCC_AHB1LPENR_OTGHSULPILPEN ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5823
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5824 /******************** Bit definition for RCC_AHB2LPENR register *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5825 #define RCC_AHB2LPENR_DCMILPEN ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5826 #define RCC_AHB2LPENR_RNGLPEN ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5827 #define RCC_AHB2LPENR_OTGFSLPEN ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5828
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5829 /******************** Bit definition for RCC_AHB3LPENR register *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5830 #define RCC_AHB3LPENR_FMCLPEN ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5831
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5832 /******************** Bit definition for RCC_APB1LPENR register *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5833 #define RCC_APB1LPENR_TIM2LPEN ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5834 #define RCC_APB1LPENR_TIM3LPEN ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5835 #define RCC_APB1LPENR_TIM4LPEN ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5836 #define RCC_APB1LPENR_TIM5LPEN ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5837 #define RCC_APB1LPENR_TIM6LPEN ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5838 #define RCC_APB1LPENR_TIM7LPEN ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5839 #define RCC_APB1LPENR_TIM12LPEN ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5840 #define RCC_APB1LPENR_TIM13LPEN ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5841 #define RCC_APB1LPENR_TIM14LPEN ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5842 #define RCC_APB1LPENR_WWDGLPEN ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5843 #define RCC_APB1LPENR_SPI2LPEN ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5844 #define RCC_APB1LPENR_SPI3LPEN ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5845 #define RCC_APB1LPENR_USART2LPEN ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5846 #define RCC_APB1LPENR_USART3LPEN ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5847 #define RCC_APB1LPENR_UART4LPEN ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5848 #define RCC_APB1LPENR_UART5LPEN ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5849 #define RCC_APB1LPENR_I2C1LPEN ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5850 #define RCC_APB1LPENR_I2C2LPEN ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5851 #define RCC_APB1LPENR_I2C3LPEN ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5852 #define RCC_APB1LPENR_CAN1LPEN ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5853 #define RCC_APB1LPENR_CAN2LPEN ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5854 #define RCC_APB1LPENR_PWRLPEN ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5855 #define RCC_APB1LPENR_DACLPEN ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5856 #define RCC_APB1LPENR_UART7LPEN ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5857 #define RCC_APB1LPENR_UART8LPEN ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5858
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5859 /******************** Bit definition for RCC_APB2LPENR register *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5860 #define RCC_APB2LPENR_TIM1LPEN ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5861 #define RCC_APB2LPENR_TIM8LPEN ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5862 #define RCC_APB2LPENR_USART1LPEN ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5863 #define RCC_APB2LPENR_USART6LPEN ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5864 #define RCC_APB2LPENR_ADC1LPEN ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5865 #define RCC_APB2LPENR_ADC2LPEN ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5866 #define RCC_APB2LPENR_ADC3LPEN ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5867 #define RCC_APB2LPENR_SDIOLPEN ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5868 #define RCC_APB2LPENR_SPI1LPEN ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5869 #define RCC_APB2LPENR_SPI4LPEN ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5870 #define RCC_APB2LPENR_SYSCFGLPEN ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5871 #define RCC_APB2LPENR_TIM9LPEN ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5872 #define RCC_APB2LPENR_TIM10LPEN ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5873 #define RCC_APB2LPENR_TIM11LPEN ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5874 #define RCC_APB2LPENR_SPI5LPEN ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5875 #define RCC_APB2LPENR_SPI6LPEN ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5876 #define RCC_APB2LPENR_SAI1LPEN ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5877 #define RCC_APB2LPENR_LTDCLPEN ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5878
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5879 /******************** Bit definition for RCC_BDCR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5880 #define RCC_BDCR_LSEON ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5881 #define RCC_BDCR_LSERDY ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5882 #define RCC_BDCR_LSEBYP ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5883
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5884 #define RCC_BDCR_RTCSEL ((uint32_t)0x00000300)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5885 #define RCC_BDCR_RTCSEL_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5886 #define RCC_BDCR_RTCSEL_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5887
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5888 #define RCC_BDCR_RTCEN ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5889 #define RCC_BDCR_BDRST ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5890
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5891 /******************** Bit definition for RCC_CSR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5892 #define RCC_CSR_LSION ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5893 #define RCC_CSR_LSIRDY ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5894 #define RCC_CSR_RMVF ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5895 #define RCC_CSR_BORRSTF ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5896 #define RCC_CSR_PADRSTF ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5897 #define RCC_CSR_PORRSTF ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5898 #define RCC_CSR_SFTRSTF ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5899 #define RCC_CSR_WDGRSTF ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5900 #define RCC_CSR_WWDGRSTF ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5901 #define RCC_CSR_LPWRRSTF ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5902
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5903 /******************** Bit definition for RCC_SSCGR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5904 #define RCC_SSCGR_MODPER ((uint32_t)0x00001FFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5905 #define RCC_SSCGR_INCSTEP ((uint32_t)0x0FFFE000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5906 #define RCC_SSCGR_SPREADSEL ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5907 #define RCC_SSCGR_SSCGEN ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5908
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5909 /******************** Bit definition for RCC_PLLI2SCFGR register ************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5910 #define RCC_PLLI2SCFGR_PLLI2SN ((uint32_t)0x00007FC0)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5911 #define RCC_PLLI2SCFGR_PLLI2SN_0 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5912 #define RCC_PLLI2SCFGR_PLLI2SN_1 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5913 #define RCC_PLLI2SCFGR_PLLI2SN_2 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5914 #define RCC_PLLI2SCFGR_PLLI2SN_3 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5915 #define RCC_PLLI2SCFGR_PLLI2SN_4 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5916 #define RCC_PLLI2SCFGR_PLLI2SN_5 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5917 #define RCC_PLLI2SCFGR_PLLI2SN_6 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5918 #define RCC_PLLI2SCFGR_PLLI2SN_7 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5919 #define RCC_PLLI2SCFGR_PLLI2SN_8 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5920
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5921 #define RCC_PLLI2SCFGR_PLLI2SQ ((uint32_t)0x0F000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5922 #define RCC_PLLI2SCFGR_PLLI2SQ_0 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5923 #define RCC_PLLI2SCFGR_PLLI2SQ_1 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5924 #define RCC_PLLI2SCFGR_PLLI2SQ_2 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5925 #define RCC_PLLI2SCFGR_PLLI2SQ_3 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5926
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5927 #define RCC_PLLI2SCFGR_PLLI2SR ((uint32_t)0x70000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5928 #define RCC_PLLI2SCFGR_PLLI2SR_0 ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5929 #define RCC_PLLI2SCFGR_PLLI2SR_1 ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5930 #define RCC_PLLI2SCFGR_PLLI2SR_2 ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5931
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5932
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5933 /******************** Bit definition for RCC_PLLSAICFGR register ************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5934 #define RCC_PLLSAICFGR_PLLSAIN ((uint32_t)0x00007FC0)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5935 #define RCC_PLLSAICFGR_PLLSAIN_0 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5936 #define RCC_PLLSAICFGR_PLLSAIN_1 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5937 #define RCC_PLLSAICFGR_PLLSAIN_2 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5938 #define RCC_PLLSAICFGR_PLLSAIN_3 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5939 #define RCC_PLLSAICFGR_PLLSAIN_4 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5940 #define RCC_PLLSAICFGR_PLLSAIN_5 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5941 #define RCC_PLLSAICFGR_PLLSAIN_6 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5942 #define RCC_PLLSAICFGR_PLLSAIN_7 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5943 #define RCC_PLLSAICFGR_PLLSAIN_8 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5944
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5945 #define RCC_PLLSAICFGR_PLLSAIQ ((uint32_t)0x0F000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5946 #define RCC_PLLSAICFGR_PLLSAIQ_0 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5947 #define RCC_PLLSAICFGR_PLLSAIQ_1 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5948 #define RCC_PLLSAICFGR_PLLSAIQ_2 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5949 #define RCC_PLLSAICFGR_PLLSAIQ_3 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5950
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5951 #define RCC_PLLSAICFGR_PLLSAIR ((uint32_t)0x70000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5952 #define RCC_PLLSAICFGR_PLLSAIR_0 ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5953 #define RCC_PLLSAICFGR_PLLSAIR_1 ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5954 #define RCC_PLLSAICFGR_PLLSAIR_2 ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5955
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5956 /******************** Bit definition for RCC_DCKCFGR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5957 #define RCC_DCKCFGR_PLLI2SDIVQ ((uint32_t)0x0000001F)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5958 #define RCC_DCKCFGR_PLLSAIDIVQ ((uint32_t)0x00001F00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5959 #define RCC_DCKCFGR_PLLSAIDIVR ((uint32_t)0x00030000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5960 #define RCC_DCKCFGR_SAI1ASRC ((uint32_t)0x00300000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5961 #define RCC_DCKCFGR_SAI1BSRC ((uint32_t)0x00C00000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5962 #define RCC_DCKCFGR_TIMPRE ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5963
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5964
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5965 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5966 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5967 /* RNG */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5968 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5969 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5970 /******************** Bits definition for RNG_CR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5971 #define RNG_CR_RNGEN ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5972 #define RNG_CR_IE ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5973
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5974 /******************** Bits definition for RNG_SR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5975 #define RNG_SR_DRDY ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5976 #define RNG_SR_CECS ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5977 #define RNG_SR_SECS ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5978 #define RNG_SR_CEIS ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5979 #define RNG_SR_SEIS ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5980
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5981 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5982 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5983 /* Real-Time Clock (RTC) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5984 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5985 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5986 /******************** Bits definition for RTC_TR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5987 #define RTC_TR_PM ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5988 #define RTC_TR_HT ((uint32_t)0x00300000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5989 #define RTC_TR_HT_0 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5990 #define RTC_TR_HT_1 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5991 #define RTC_TR_HU ((uint32_t)0x000F0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5992 #define RTC_TR_HU_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5993 #define RTC_TR_HU_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5994 #define RTC_TR_HU_2 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5995 #define RTC_TR_HU_3 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5996 #define RTC_TR_MNT ((uint32_t)0x00007000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5997 #define RTC_TR_MNT_0 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5998 #define RTC_TR_MNT_1 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
5999 #define RTC_TR_MNT_2 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6000 #define RTC_TR_MNU ((uint32_t)0x00000F00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6001 #define RTC_TR_MNU_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6002 #define RTC_TR_MNU_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6003 #define RTC_TR_MNU_2 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6004 #define RTC_TR_MNU_3 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6005 #define RTC_TR_ST ((uint32_t)0x00000070)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6006 #define RTC_TR_ST_0 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6007 #define RTC_TR_ST_1 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6008 #define RTC_TR_ST_2 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6009 #define RTC_TR_SU ((uint32_t)0x0000000F)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6010 #define RTC_TR_SU_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6011 #define RTC_TR_SU_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6012 #define RTC_TR_SU_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6013 #define RTC_TR_SU_3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6014
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6015 /******************** Bits definition for RTC_DR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6016 #define RTC_DR_YT ((uint32_t)0x00F00000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6017 #define RTC_DR_YT_0 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6018 #define RTC_DR_YT_1 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6019 #define RTC_DR_YT_2 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6020 #define RTC_DR_YT_3 ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6021 #define RTC_DR_YU ((uint32_t)0x000F0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6022 #define RTC_DR_YU_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6023 #define RTC_DR_YU_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6024 #define RTC_DR_YU_2 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6025 #define RTC_DR_YU_3 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6026 #define RTC_DR_WDU ((uint32_t)0x0000E000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6027 #define RTC_DR_WDU_0 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6028 #define RTC_DR_WDU_1 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6029 #define RTC_DR_WDU_2 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6030 #define RTC_DR_MT ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6031 #define RTC_DR_MU ((uint32_t)0x00000F00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6032 #define RTC_DR_MU_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6033 #define RTC_DR_MU_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6034 #define RTC_DR_MU_2 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6035 #define RTC_DR_MU_3 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6036 #define RTC_DR_DT ((uint32_t)0x00000030)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6037 #define RTC_DR_DT_0 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6038 #define RTC_DR_DT_1 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6039 #define RTC_DR_DU ((uint32_t)0x0000000F)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6040 #define RTC_DR_DU_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6041 #define RTC_DR_DU_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6042 #define RTC_DR_DU_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6043 #define RTC_DR_DU_3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6044
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6045 /******************** Bits definition for RTC_CR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6046 #define RTC_CR_COE ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6047 #define RTC_CR_OSEL ((uint32_t)0x00600000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6048 #define RTC_CR_OSEL_0 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6049 #define RTC_CR_OSEL_1 ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6050 #define RTC_CR_POL ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6051 #define RTC_CR_COSEL ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6052 #define RTC_CR_BCK ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6053 #define RTC_CR_SUB1H ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6054 #define RTC_CR_ADD1H ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6055 #define RTC_CR_TSIE ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6056 #define RTC_CR_WUTIE ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6057 #define RTC_CR_ALRBIE ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6058 #define RTC_CR_ALRAIE ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6059 #define RTC_CR_TSE ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6060 #define RTC_CR_WUTE ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6061 #define RTC_CR_ALRBE ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6062 #define RTC_CR_ALRAE ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6063 #define RTC_CR_DCE ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6064 #define RTC_CR_FMT ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6065 #define RTC_CR_BYPSHAD ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6066 #define RTC_CR_REFCKON ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6067 #define RTC_CR_TSEDGE ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6068 #define RTC_CR_WUCKSEL ((uint32_t)0x00000007)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6069 #define RTC_CR_WUCKSEL_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6070 #define RTC_CR_WUCKSEL_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6071 #define RTC_CR_WUCKSEL_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6072
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6073 /******************** Bits definition for RTC_ISR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6074 #define RTC_ISR_RECALPF ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6075 #define RTC_ISR_TAMP1F ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6076 #define RTC_ISR_TAMP2F ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6077 #define RTC_ISR_TSOVF ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6078 #define RTC_ISR_TSF ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6079 #define RTC_ISR_WUTF ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6080 #define RTC_ISR_ALRBF ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6081 #define RTC_ISR_ALRAF ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6082 #define RTC_ISR_INIT ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6083 #define RTC_ISR_INITF ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6084 #define RTC_ISR_RSF ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6085 #define RTC_ISR_INITS ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6086 #define RTC_ISR_SHPF ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6087 #define RTC_ISR_WUTWF ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6088 #define RTC_ISR_ALRBWF ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6089 #define RTC_ISR_ALRAWF ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6090
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6091 /******************** Bits definition for RTC_PRER register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6092 #define RTC_PRER_PREDIV_A ((uint32_t)0x007F0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6093 #define RTC_PRER_PREDIV_S ((uint32_t)0x00001FFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6094
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6095 /******************** Bits definition for RTC_WUTR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6096 #define RTC_WUTR_WUT ((uint32_t)0x0000FFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6097
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6098 /******************** Bits definition for RTC_CALIBR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6099 #define RTC_CALIBR_DCS ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6100 #define RTC_CALIBR_DC ((uint32_t)0x0000001F)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6101
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6102 /******************** Bits definition for RTC_ALRMAR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6103 #define RTC_ALRMAR_MSK4 ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6104 #define RTC_ALRMAR_WDSEL ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6105 #define RTC_ALRMAR_DT ((uint32_t)0x30000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6106 #define RTC_ALRMAR_DT_0 ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6107 #define RTC_ALRMAR_DT_1 ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6108 #define RTC_ALRMAR_DU ((uint32_t)0x0F000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6109 #define RTC_ALRMAR_DU_0 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6110 #define RTC_ALRMAR_DU_1 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6111 #define RTC_ALRMAR_DU_2 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6112 #define RTC_ALRMAR_DU_3 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6113 #define RTC_ALRMAR_MSK3 ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6114 #define RTC_ALRMAR_PM ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6115 #define RTC_ALRMAR_HT ((uint32_t)0x00300000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6116 #define RTC_ALRMAR_HT_0 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6117 #define RTC_ALRMAR_HT_1 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6118 #define RTC_ALRMAR_HU ((uint32_t)0x000F0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6119 #define RTC_ALRMAR_HU_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6120 #define RTC_ALRMAR_HU_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6121 #define RTC_ALRMAR_HU_2 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6122 #define RTC_ALRMAR_HU_3 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6123 #define RTC_ALRMAR_MSK2 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6124 #define RTC_ALRMAR_MNT ((uint32_t)0x00007000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6125 #define RTC_ALRMAR_MNT_0 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6126 #define RTC_ALRMAR_MNT_1 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6127 #define RTC_ALRMAR_MNT_2 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6128 #define RTC_ALRMAR_MNU ((uint32_t)0x00000F00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6129 #define RTC_ALRMAR_MNU_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6130 #define RTC_ALRMAR_MNU_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6131 #define RTC_ALRMAR_MNU_2 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6132 #define RTC_ALRMAR_MNU_3 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6133 #define RTC_ALRMAR_MSK1 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6134 #define RTC_ALRMAR_ST ((uint32_t)0x00000070)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6135 #define RTC_ALRMAR_ST_0 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6136 #define RTC_ALRMAR_ST_1 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6137 #define RTC_ALRMAR_ST_2 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6138 #define RTC_ALRMAR_SU ((uint32_t)0x0000000F)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6139 #define RTC_ALRMAR_SU_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6140 #define RTC_ALRMAR_SU_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6141 #define RTC_ALRMAR_SU_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6142 #define RTC_ALRMAR_SU_3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6143
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6144 /******************** Bits definition for RTC_ALRMBR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6145 #define RTC_ALRMBR_MSK4 ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6146 #define RTC_ALRMBR_WDSEL ((uint32_t)0x40000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6147 #define RTC_ALRMBR_DT ((uint32_t)0x30000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6148 #define RTC_ALRMBR_DT_0 ((uint32_t)0x10000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6149 #define RTC_ALRMBR_DT_1 ((uint32_t)0x20000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6150 #define RTC_ALRMBR_DU ((uint32_t)0x0F000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6151 #define RTC_ALRMBR_DU_0 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6152 #define RTC_ALRMBR_DU_1 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6153 #define RTC_ALRMBR_DU_2 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6154 #define RTC_ALRMBR_DU_3 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6155 #define RTC_ALRMBR_MSK3 ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6156 #define RTC_ALRMBR_PM ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6157 #define RTC_ALRMBR_HT ((uint32_t)0x00300000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6158 #define RTC_ALRMBR_HT_0 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6159 #define RTC_ALRMBR_HT_1 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6160 #define RTC_ALRMBR_HU ((uint32_t)0x000F0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6161 #define RTC_ALRMBR_HU_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6162 #define RTC_ALRMBR_HU_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6163 #define RTC_ALRMBR_HU_2 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6164 #define RTC_ALRMBR_HU_3 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6165 #define RTC_ALRMBR_MSK2 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6166 #define RTC_ALRMBR_MNT ((uint32_t)0x00007000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6167 #define RTC_ALRMBR_MNT_0 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6168 #define RTC_ALRMBR_MNT_1 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6169 #define RTC_ALRMBR_MNT_2 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6170 #define RTC_ALRMBR_MNU ((uint32_t)0x00000F00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6171 #define RTC_ALRMBR_MNU_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6172 #define RTC_ALRMBR_MNU_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6173 #define RTC_ALRMBR_MNU_2 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6174 #define RTC_ALRMBR_MNU_3 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6175 #define RTC_ALRMBR_MSK1 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6176 #define RTC_ALRMBR_ST ((uint32_t)0x00000070)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6177 #define RTC_ALRMBR_ST_0 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6178 #define RTC_ALRMBR_ST_1 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6179 #define RTC_ALRMBR_ST_2 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6180 #define RTC_ALRMBR_SU ((uint32_t)0x0000000F)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6181 #define RTC_ALRMBR_SU_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6182 #define RTC_ALRMBR_SU_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6183 #define RTC_ALRMBR_SU_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6184 #define RTC_ALRMBR_SU_3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6185
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6186 /******************** Bits definition for RTC_WPR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6187 #define RTC_WPR_KEY ((uint32_t)0x000000FF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6188
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6189 /******************** Bits definition for RTC_SSR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6190 #define RTC_SSR_SS ((uint32_t)0x0000FFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6191
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6192 /******************** Bits definition for RTC_SHIFTR register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6193 #define RTC_SHIFTR_SUBFS ((uint32_t)0x00007FFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6194 #define RTC_SHIFTR_ADD1S ((uint32_t)0x80000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6195
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6196 /******************** Bits definition for RTC_TSTR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6197 #define RTC_TSTR_PM ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6198 #define RTC_TSTR_HT ((uint32_t)0x00300000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6199 #define RTC_TSTR_HT_0 ((uint32_t)0x00100000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6200 #define RTC_TSTR_HT_1 ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6201 #define RTC_TSTR_HU ((uint32_t)0x000F0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6202 #define RTC_TSTR_HU_0 ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6203 #define RTC_TSTR_HU_1 ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6204 #define RTC_TSTR_HU_2 ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6205 #define RTC_TSTR_HU_3 ((uint32_t)0x00080000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6206 #define RTC_TSTR_MNT ((uint32_t)0x00007000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6207 #define RTC_TSTR_MNT_0 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6208 #define RTC_TSTR_MNT_1 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6209 #define RTC_TSTR_MNT_2 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6210 #define RTC_TSTR_MNU ((uint32_t)0x00000F00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6211 #define RTC_TSTR_MNU_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6212 #define RTC_TSTR_MNU_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6213 #define RTC_TSTR_MNU_2 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6214 #define RTC_TSTR_MNU_3 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6215 #define RTC_TSTR_ST ((uint32_t)0x00000070)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6216 #define RTC_TSTR_ST_0 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6217 #define RTC_TSTR_ST_1 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6218 #define RTC_TSTR_ST_2 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6219 #define RTC_TSTR_SU ((uint32_t)0x0000000F)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6220 #define RTC_TSTR_SU_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6221 #define RTC_TSTR_SU_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6222 #define RTC_TSTR_SU_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6223 #define RTC_TSTR_SU_3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6224
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6225 /******************** Bits definition for RTC_TSDR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6226 #define RTC_TSDR_WDU ((uint32_t)0x0000E000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6227 #define RTC_TSDR_WDU_0 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6228 #define RTC_TSDR_WDU_1 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6229 #define RTC_TSDR_WDU_2 ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6230 #define RTC_TSDR_MT ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6231 #define RTC_TSDR_MU ((uint32_t)0x00000F00)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6232 #define RTC_TSDR_MU_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6233 #define RTC_TSDR_MU_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6234 #define RTC_TSDR_MU_2 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6235 #define RTC_TSDR_MU_3 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6236 #define RTC_TSDR_DT ((uint32_t)0x00000030)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6237 #define RTC_TSDR_DT_0 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6238 #define RTC_TSDR_DT_1 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6239 #define RTC_TSDR_DU ((uint32_t)0x0000000F)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6240 #define RTC_TSDR_DU_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6241 #define RTC_TSDR_DU_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6242 #define RTC_TSDR_DU_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6243 #define RTC_TSDR_DU_3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6244
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6245 /******************** Bits definition for RTC_TSSSR register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6246 #define RTC_TSSSR_SS ((uint32_t)0x0000FFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6247
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6248 /******************** Bits definition for RTC_CAL register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6249 #define RTC_CALR_CALP ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6250 #define RTC_CALR_CALW8 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6251 #define RTC_CALR_CALW16 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6252 #define RTC_CALR_CALM ((uint32_t)0x000001FF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6253 #define RTC_CALR_CALM_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6254 #define RTC_CALR_CALM_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6255 #define RTC_CALR_CALM_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6256 #define RTC_CALR_CALM_3 ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6257 #define RTC_CALR_CALM_4 ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6258 #define RTC_CALR_CALM_5 ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6259 #define RTC_CALR_CALM_6 ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6260 #define RTC_CALR_CALM_7 ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6261 #define RTC_CALR_CALM_8 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6262
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6263 /******************** Bits definition for RTC_TAFCR register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6264 #define RTC_TAFCR_ALARMOUTTYPE ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6265 #define RTC_TAFCR_TSINSEL ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6266 #define RTC_TAFCR_TAMPINSEL ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6267 #define RTC_TAFCR_TAMPPUDIS ((uint32_t)0x00008000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6268 #define RTC_TAFCR_TAMPPRCH ((uint32_t)0x00006000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6269 #define RTC_TAFCR_TAMPPRCH_0 ((uint32_t)0x00002000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6270 #define RTC_TAFCR_TAMPPRCH_1 ((uint32_t)0x00004000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6271 #define RTC_TAFCR_TAMPFLT ((uint32_t)0x00001800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6272 #define RTC_TAFCR_TAMPFLT_0 ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6273 #define RTC_TAFCR_TAMPFLT_1 ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6274 #define RTC_TAFCR_TAMPFREQ ((uint32_t)0x00000700)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6275 #define RTC_TAFCR_TAMPFREQ_0 ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6276 #define RTC_TAFCR_TAMPFREQ_1 ((uint32_t)0x00000200)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6277 #define RTC_TAFCR_TAMPFREQ_2 ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6278 #define RTC_TAFCR_TAMPTS ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6279 #define RTC_TAFCR_TAMP2TRG ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6280 #define RTC_TAFCR_TAMP2E ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6281 #define RTC_TAFCR_TAMPIE ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6282 #define RTC_TAFCR_TAMP1TRG ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6283 #define RTC_TAFCR_TAMP1E ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6284
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6285 /******************** Bits definition for RTC_ALRMASSR register *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6286 #define RTC_ALRMASSR_MASKSS ((uint32_t)0x0F000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6287 #define RTC_ALRMASSR_MASKSS_0 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6288 #define RTC_ALRMASSR_MASKSS_1 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6289 #define RTC_ALRMASSR_MASKSS_2 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6290 #define RTC_ALRMASSR_MASKSS_3 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6291 #define RTC_ALRMASSR_SS ((uint32_t)0x00007FFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6292
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6293 /******************** Bits definition for RTC_ALRMBSSR register *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6294 #define RTC_ALRMBSSR_MASKSS ((uint32_t)0x0F000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6295 #define RTC_ALRMBSSR_MASKSS_0 ((uint32_t)0x01000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6296 #define RTC_ALRMBSSR_MASKSS_1 ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6297 #define RTC_ALRMBSSR_MASKSS_2 ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6298 #define RTC_ALRMBSSR_MASKSS_3 ((uint32_t)0x08000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6299 #define RTC_ALRMBSSR_SS ((uint32_t)0x00007FFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6300
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6301 /******************** Bits definition for RTC_BKP0R register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6302 #define RTC_BKP0R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6303
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6304 /******************** Bits definition for RTC_BKP1R register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6305 #define RTC_BKP1R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6306
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6307 /******************** Bits definition for RTC_BKP2R register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6308 #define RTC_BKP2R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6309
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6310 /******************** Bits definition for RTC_BKP3R register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6311 #define RTC_BKP3R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6312
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6313 /******************** Bits definition for RTC_BKP4R register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6314 #define RTC_BKP4R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6315
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6316 /******************** Bits definition for RTC_BKP5R register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6317 #define RTC_BKP5R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6318
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6319 /******************** Bits definition for RTC_BKP6R register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6320 #define RTC_BKP6R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6321
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6322 /******************** Bits definition for RTC_BKP7R register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6323 #define RTC_BKP7R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6324
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6325 /******************** Bits definition for RTC_BKP8R register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6326 #define RTC_BKP8R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6327
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6328 /******************** Bits definition for RTC_BKP9R register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6329 #define RTC_BKP9R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6330
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6331 /******************** Bits definition for RTC_BKP10R register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6332 #define RTC_BKP10R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6333
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6334 /******************** Bits definition for RTC_BKP11R register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6335 #define RTC_BKP11R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6336
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6337 /******************** Bits definition for RTC_BKP12R register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6338 #define RTC_BKP12R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6339
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6340 /******************** Bits definition for RTC_BKP13R register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6341 #define RTC_BKP13R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6342
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6343 /******************** Bits definition for RTC_BKP14R register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6344 #define RTC_BKP14R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6345
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6346 /******************** Bits definition for RTC_BKP15R register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6347 #define RTC_BKP15R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6348
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6349 /******************** Bits definition for RTC_BKP16R register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6350 #define RTC_BKP16R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6351
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6352 /******************** Bits definition for RTC_BKP17R register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6353 #define RTC_BKP17R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6354
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6355 /******************** Bits definition for RTC_BKP18R register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6356 #define RTC_BKP18R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6357
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6358 /******************** Bits definition for RTC_BKP19R register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6359 #define RTC_BKP19R ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6360
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6361 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6362 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6363 /* Serial Audio Interface */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6364 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6365 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6366 /******************** Bit definition for SAI_GCR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6367 #define SAI_GCR_SYNCIN ((uint32_t)0x00000003) /*!<SYNCIN[1:0] bits (Synchronization Inputs) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6368 #define SAI_GCR_SYNCIN_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6369 #define SAI_GCR_SYNCIN_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6370
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6371 #define SAI_GCR_SYNCOUT ((uint32_t)0x00000030) /*!<SYNCOUT[1:0] bits (Synchronization Outputs) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6372 #define SAI_GCR_SYNCOUT_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6373 #define SAI_GCR_SYNCOUT_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6374
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6375 /******************* Bit definition for SAI_xCR1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6376 #define SAI_xCR1_MODE ((uint32_t)0x00000003) /*!<MODE[1:0] bits (Audio Block Mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6377 #define SAI_xCR1_MODE_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6378 #define SAI_xCR1_MODE_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6379
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6380 #define SAI_xCR1_PRTCFG ((uint32_t)0x0000000C) /*!<PRTCFG[1:0] bits (Protocol Configuration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6381 #define SAI_xCR1_PRTCFG_0 ((uint32_t)0x00000004) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6382 #define SAI_xCR1_PRTCFG_1 ((uint32_t)0x00000008) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6383
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6384 #define SAI_xCR1_DS ((uint32_t)0x000000E0) /*!<DS[1:0] bits (Data Size) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6385 #define SAI_xCR1_DS_0 ((uint32_t)0x00000020) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6386 #define SAI_xCR1_DS_1 ((uint32_t)0x00000040) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6387 #define SAI_xCR1_DS_2 ((uint32_t)0x00000080) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6388
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6389 #define SAI_xCR1_LSBFIRST ((uint32_t)0x00000100) /*!<LSB First Configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6390 #define SAI_xCR1_CKSTR ((uint32_t)0x00000200) /*!<ClocK STRobing edge */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6391
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6392 #define SAI_xCR1_SYNCEN ((uint32_t)0x00000C00) /*!<SYNCEN[1:0](SYNChronization ENable) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6393 #define SAI_xCR1_SYNCEN_0 ((uint32_t)0x00000400) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6394 #define SAI_xCR1_SYNCEN_1 ((uint32_t)0x00000800) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6395
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6396 #define SAI_xCR1_MONO ((uint32_t)0x00001000) /*!<Mono mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6397 #define SAI_xCR1_OUTDRIV ((uint32_t)0x00002000) /*!<Output Drive */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6398 #define SAI_xCR1_SAIEN ((uint32_t)0x00010000) /*!<Audio Block enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6399 #define SAI_xCR1_DMAEN ((uint32_t)0x00020000) /*!<DMA enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6400 #define SAI_xCR1_NODIV ((uint32_t)0x00080000) /*!<No Divider Configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6401
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6402 #define SAI_xCR1_MCKDIV ((uint32_t)0x00780000) /*!<MCKDIV[3:0] (Master ClocK Divider) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6403 #define SAI_xCR1_MCKDIV_0 ((uint32_t)0x00080000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6404 #define SAI_xCR1_MCKDIV_1 ((uint32_t)0x00100000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6405 #define SAI_xCR1_MCKDIV_2 ((uint32_t)0x00200000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6406 #define SAI_xCR1_MCKDIV_3 ((uint32_t)0x00400000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6407
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6408 /******************* Bit definition for SAI_xCR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6409 #define SAI_xCR2_FTH ((uint32_t)0x00000003) /*!<FTH[1:0](Fifo THreshold) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6410 #define SAI_xCR2_FTH_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6411 #define SAI_xCR2_FTH_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6412
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6413 #define SAI_xCR2_FFLUSH ((uint32_t)0x00000008) /*!<Fifo FLUSH */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6414 #define SAI_xCR2_TRIS ((uint32_t)0x00000010) /*!<TRIState Management on data line */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6415 #define SAI_xCR2_MUTE ((uint32_t)0x00000020) /*!<Mute mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6416 #define SAI_xCR2_MUTEVAL ((uint32_t)0x00000040) /*!<Muate value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6417
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6418 #define SAI_xCR2_MUTECNT ((uint32_t)0x00001F80) /*!<MUTECNT[5:0] (MUTE counter) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6419 #define SAI_xCR2_MUTECNT_0 ((uint32_t)0x00000080) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6420 #define SAI_xCR2_MUTECNT_1 ((uint32_t)0x00000100) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6421 #define SAI_xCR2_MUTECNT_2 ((uint32_t)0x00000200) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6422 #define SAI_xCR2_MUTECNT_3 ((uint32_t)0x00000400) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6423 #define SAI_xCR2_MUTECNT_4 ((uint32_t)0x00000800) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6424 #define SAI_xCR2_MUTECNT_5 ((uint32_t)0x00001000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6425
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6426 #define SAI_xCR2_CPL ((uint32_t)0x00080000) /*!< Complement Bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6427
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6428 #define SAI_xCR2_COMP ((uint32_t)0x0000C000) /*!<COMP[1:0] (Companding mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6429 #define SAI_xCR2_COMP_0 ((uint32_t)0x00004000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6430 #define SAI_xCR2_COMP_1 ((uint32_t)0x00008000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6431
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6432 /****************** Bit definition for SAI_xFRCR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6433 #define SAI_xFRCR_FRL ((uint32_t)0x000000FF) /*!<FRL[1:0](Frame length) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6434 #define SAI_xFRCR_FRL_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6435 #define SAI_xFRCR_FRL_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6436 #define SAI_xFRCR_FRL_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6437 #define SAI_xFRCR_FRL_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6438 #define SAI_xFRCR_FRL_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6439 #define SAI_xFRCR_FRL_5 ((uint32_t)0x00000020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6440 #define SAI_xFRCR_FRL_6 ((uint32_t)0x00000040) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6441 #define SAI_xFRCR_FRL_7 ((uint32_t)0x00000080) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6442
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6443 #define SAI_xFRCR_FSALL ((uint32_t)0x00007F00) /*!<FRL[1:0] (Frame synchronization active level length) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6444 #define SAI_xFRCR_FSALL_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6445 #define SAI_xFRCR_FSALL_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6446 #define SAI_xFRCR_FSALL_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6447 #define SAI_xFRCR_FSALL_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6448 #define SAI_xFRCR_FSALL_4 ((uint32_t)0x00001000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6449 #define SAI_xFRCR_FSALL_5 ((uint32_t)0x00002000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6450 #define SAI_xFRCR_FSALL_6 ((uint32_t)0x00004000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6451
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6452 #define SAI_xFRCR_FSDEF ((uint32_t)0x00010000) /*!< Frame Synchronization Definition */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6453 #define SAI_xFRCR_FSPO ((uint32_t)0x00020000) /*!<Frame Synchronization POLarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6454 #define SAI_xFRCR_FSOFF ((uint32_t)0x00040000) /*!<Frame Synchronization OFFset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6455
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6456 /****************** Bit definition for SAI_xSLOTR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6457 #define SAI_xSLOTR_FBOFF ((uint32_t)0x0000001F) /*!<FRL[4:0](First Bit Offset) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6458 #define SAI_xSLOTR_FBOFF_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6459 #define SAI_xSLOTR_FBOFF_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6460 #define SAI_xSLOTR_FBOFF_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6461 #define SAI_xSLOTR_FBOFF_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6462 #define SAI_xSLOTR_FBOFF_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6463
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6464 #define SAI_xSLOTR_SLOTSZ ((uint32_t)0x000000C0) /*!<SLOTSZ[1:0] (Slot size) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6465 #define SAI_xSLOTR_SLOTSZ_0 ((uint32_t)0x00000040) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6466 #define SAI_xSLOTR_SLOTSZ_1 ((uint32_t)0x00000080) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6467
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6468 #define SAI_xSLOTR_NBSLOT ((uint32_t)0x00000F00) /*!<NBSLOT[3:0] (Number of Slot in audio Frame) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6469 #define SAI_xSLOTR_NBSLOT_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6470 #define SAI_xSLOTR_NBSLOT_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6471 #define SAI_xSLOTR_NBSLOT_2 ((uint32_t)0x00000400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6472 #define SAI_xSLOTR_NBSLOT_3 ((uint32_t)0x00000800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6473
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6474 #define SAI_xSLOTR_SLOTEN ((uint32_t)0xFFFF0000) /*!<SLOTEN[15:0] (Slot Enable) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6475
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6476 /******************* Bit definition for SAI_xIMR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6477 #define SAI_xIMR_OVRUDRIE ((uint32_t)0x00000001) /*!<Overrun underrun interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6478 #define SAI_xIMR_MUTEDETIE ((uint32_t)0x00000002) /*!<Mute detection interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6479 #define SAI_xIMR_WCKCFGIE ((uint32_t)0x00000004) /*!<Wrong Clock Configuration interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6480 #define SAI_xIMR_FREQIE ((uint32_t)0x00000008) /*!<FIFO request interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6481 #define SAI_xIMR_CNRDYIE ((uint32_t)0x00000010) /*!<Codec not ready interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6482 #define SAI_xIMR_AFSDETIE ((uint32_t)0x00000020) /*!<Anticipated frame synchronization detection interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6483 #define SAI_xIMR_LFSDETIE ((uint32_t)0x00000040) /*!<Late frame synchronization detection interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6484
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6485 /******************** Bit definition for SAI_xSR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6486 #define SAI_xSR_OVRUDR ((uint32_t)0x00000001) /*!<Overrun underrun */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6487 #define SAI_xSR_MUTEDET ((uint32_t)0x00000002) /*!<Mute detection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6488 #define SAI_xSR_WCKCFG ((uint32_t)0x00000004) /*!<Wrong Clock Configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6489 #define SAI_xSR_FREQ ((uint32_t)0x00000008) /*!<FIFO request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6490 #define SAI_xSR_CNRDY ((uint32_t)0x00000010) /*!<Codec not ready */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6491 #define SAI_xSR_AFSDET ((uint32_t)0x00000020) /*!<Anticipated frame synchronization detection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6492 #define SAI_xSR_LFSDET ((uint32_t)0x00000040) /*!<Late frame synchronization detection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6493
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6494 #define SAI_xSR_FLVL ((uint32_t)0x00070000) /*!<FLVL[2:0] (FIFO Level Threshold) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6495 #define SAI_xSR_FLVL_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6496 #define SAI_xSR_FLVL_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6497 #define SAI_xSR_FLVL_2 ((uint32_t)0x00030000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6498
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6499 /****************** Bit definition for SAI_xCLRFR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6500 #define SAI_xCLRFR_COVRUDR ((uint32_t)0x00000001) /*!<Clear Overrun underrun */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6501 #define SAI_xCLRFR_CMUTEDET ((uint32_t)0x00000002) /*!<Clear Mute detection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6502 #define SAI_xCLRFR_CWCKCFG ((uint32_t)0x00000004) /*!<Clear Wrong Clock Configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6503 #define SAI_xCLRFR_CFREQ ((uint32_t)0x00000008) /*!<Clear FIFO request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6504 #define SAI_xCLRFR_CCNRDY ((uint32_t)0x00000010) /*!<Clear Codec not ready */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6505 #define SAI_xCLRFR_CAFSDET ((uint32_t)0x00000020) /*!<Clear Anticipated frame synchronization detection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6506 #define SAI_xCLRFR_CLFSDET ((uint32_t)0x00000040) /*!<Clear Late frame synchronization detection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6507
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6508 /****************** Bit definition for SAI_xDR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6509 #define SAI_xDR_DATA ((uint32_t)0xFFFFFFFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6510
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6511
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6512 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6513 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6514 /* SD host Interface */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6515 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6516 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6517 /****************** Bit definition for SDIO_POWER register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6518 #define SDIO_POWER_PWRCTRL ((uint32_t)0x03) /*!<PWRCTRL[1:0] bits (Power supply control bits) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6519 #define SDIO_POWER_PWRCTRL_0 ((uint32_t)0x01) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6520 #define SDIO_POWER_PWRCTRL_1 ((uint32_t)0x02) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6521
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6522 /****************** Bit definition for SDIO_CLKCR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6523 #define SDIO_CLKCR_CLKDIV ((uint32_t)0x00FF) /*!<Clock divide factor */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6524 #define SDIO_CLKCR_CLKEN ((uint32_t)0x0100) /*!<Clock enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6525 #define SDIO_CLKCR_PWRSAV ((uint32_t)0x0200) /*!<Power saving configuration bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6526 #define SDIO_CLKCR_BYPASS ((uint32_t)0x0400) /*!<Clock divider bypass enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6527
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6528 #define SDIO_CLKCR_WIDBUS ((uint32_t)0x1800) /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6529 #define SDIO_CLKCR_WIDBUS_0 ((uint32_t)0x0800) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6530 #define SDIO_CLKCR_WIDBUS_1 ((uint32_t)0x1000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6531
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6532 #define SDIO_CLKCR_NEGEDGE ((uint32_t)0x2000) /*!<SDIO_CK dephasing selection bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6533 #define SDIO_CLKCR_HWFC_EN ((uint32_t)0x4000) /*!<HW Flow Control enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6534
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6535 /******************* Bit definition for SDIO_ARG register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6536 #define SDIO_ARG_CMDARG ((uint32_t)0xFFFFFFFF) /*!<Command argument */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6537
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6538 /******************* Bit definition for SDIO_CMD register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6539 #define SDIO_CMD_CMDINDEX ((uint32_t)0x003F) /*!<Command Index */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6540
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6541 #define SDIO_CMD_WAITRESP ((uint32_t)0x00C0) /*!<WAITRESP[1:0] bits (Wait for response bits) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6542 #define SDIO_CMD_WAITRESP_0 ((uint32_t)0x0040) /*!< Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6543 #define SDIO_CMD_WAITRESP_1 ((uint32_t)0x0080) /*!< Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6544
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6545 #define SDIO_CMD_WAITINT ((uint32_t)0x0100) /*!<CPSM Waits for Interrupt Request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6546 #define SDIO_CMD_WAITPEND ((uint32_t)0x0200) /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6547 #define SDIO_CMD_CPSMEN ((uint32_t)0x0400) /*!<Command path state machine (CPSM) Enable bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6548 #define SDIO_CMD_SDIOSUSPEND ((uint32_t)0x0800) /*!<SD I/O suspend command */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6549 #define SDIO_CMD_ENCMDCOMPL ((uint32_t)0x1000) /*!<Enable CMD completion */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6550 #define SDIO_CMD_NIEN ((uint32_t)0x2000) /*!<Not Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6551 #define SDIO_CMD_CEATACMD ((uint32_t)0x4000) /*!<CE-ATA command */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6552
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6553 /***************** Bit definition for SDIO_RESPCMD register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6554 #define SDIO_RESPCMD_RESPCMD ((uint32_t)0x3F) /*!<Response command index */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6555
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6556 /****************** Bit definition for SDIO_RESP0 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6557 #define SDIO_RESP0_CARDSTATUS0 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6558
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6559 /****************** Bit definition for SDIO_RESP1 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6560 #define SDIO_RESP1_CARDSTATUS1 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6561
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6562 /****************** Bit definition for SDIO_RESP2 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6563 #define SDIO_RESP2_CARDSTATUS2 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6564
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6565 /****************** Bit definition for SDIO_RESP3 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6566 #define SDIO_RESP3_CARDSTATUS3 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6567
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6568 /****************** Bit definition for SDIO_RESP4 register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6569 #define SDIO_RESP4_CARDSTATUS4 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6570
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6571 /****************** Bit definition for SDIO_DTIMER register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6572 #define SDIO_DTIMER_DATATIME ((uint32_t)0xFFFFFFFF) /*!<Data timeout period. */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6573
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6574 /****************** Bit definition for SDIO_DLEN register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6575 #define SDIO_DLEN_DATALENGTH ((uint32_t)0x01FFFFFF) /*!<Data length value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6576
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6577 /****************** Bit definition for SDIO_DCTRL register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6578 #define SDIO_DCTRL_DTEN ((uint32_t)0x0001) /*!<Data transfer enabled bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6579 #define SDIO_DCTRL_DTDIR ((uint32_t)0x0002) /*!<Data transfer direction selection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6580 #define SDIO_DCTRL_DTMODE ((uint32_t)0x0004) /*!<Data transfer mode selection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6581 #define SDIO_DCTRL_DMAEN ((uint32_t)0x0008) /*!<DMA enabled bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6582
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6583 #define SDIO_DCTRL_DBLOCKSIZE ((uint32_t)0x00F0) /*!<DBLOCKSIZE[3:0] bits (Data block size) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6584 #define SDIO_DCTRL_DBLOCKSIZE_0 ((uint32_t)0x0010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6585 #define SDIO_DCTRL_DBLOCKSIZE_1 ((uint32_t)0x0020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6586 #define SDIO_DCTRL_DBLOCKSIZE_2 ((uint32_t)0x0040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6587 #define SDIO_DCTRL_DBLOCKSIZE_3 ((uint32_t)0x0080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6588
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6589 #define SDIO_DCTRL_RWSTART ((uint32_t)0x0100) /*!<Read wait start */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6590 #define SDIO_DCTRL_RWSTOP ((uint32_t)0x0200) /*!<Read wait stop */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6591 #define SDIO_DCTRL_RWMOD ((uint32_t)0x0400) /*!<Read wait mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6592 #define SDIO_DCTRL_SDIOEN ((uint32_t)0x0800) /*!<SD I/O enable functions */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6593
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6594 /****************** Bit definition for SDIO_DCOUNT register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6595 #define SDIO_DCOUNT_DATACOUNT ((uint32_t)0x01FFFFFF) /*!<Data count value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6596
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6597 /****************** Bit definition for SDIO_STA register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6598 #define SDIO_STA_CCRCFAIL ((uint32_t)0x00000001) /*!<Command response received (CRC check failed) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6599 #define SDIO_STA_DCRCFAIL ((uint32_t)0x00000002) /*!<Data block sent/received (CRC check failed) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6600 #define SDIO_STA_CTIMEOUT ((uint32_t)0x00000004) /*!<Command response timeout */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6601 #define SDIO_STA_DTIMEOUT ((uint32_t)0x00000008) /*!<Data timeout */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6602 #define SDIO_STA_TXUNDERR ((uint32_t)0x00000010) /*!<Transmit FIFO underrun error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6603 #define SDIO_STA_RXOVERR ((uint32_t)0x00000020) /*!<Received FIFO overrun error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6604 #define SDIO_STA_CMDREND ((uint32_t)0x00000040) /*!<Command response received (CRC check passed) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6605 #define SDIO_STA_CMDSENT ((uint32_t)0x00000080) /*!<Command sent (no response required) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6606 #define SDIO_STA_DATAEND ((uint32_t)0x00000100) /*!<Data end (data counter, SDIDCOUNT, is zero) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6607 #define SDIO_STA_STBITERR ((uint32_t)0x00000200) /*!<Start bit not detected on all data signals in wide bus mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6608 #define SDIO_STA_DBCKEND ((uint32_t)0x00000400) /*!<Data block sent/received (CRC check passed) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6609 #define SDIO_STA_CMDACT ((uint32_t)0x00000800) /*!<Command transfer in progress */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6610 #define SDIO_STA_TXACT ((uint32_t)0x00001000) /*!<Data transmit in progress */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6611 #define SDIO_STA_RXACT ((uint32_t)0x00002000) /*!<Data receive in progress */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6612 #define SDIO_STA_TXFIFOHE ((uint32_t)0x00004000) /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6613 #define SDIO_STA_RXFIFOHF ((uint32_t)0x00008000) /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6614 #define SDIO_STA_TXFIFOF ((uint32_t)0x00010000) /*!<Transmit FIFO full */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6615 #define SDIO_STA_RXFIFOF ((uint32_t)0x00020000) /*!<Receive FIFO full */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6616 #define SDIO_STA_TXFIFOE ((uint32_t)0x00040000) /*!<Transmit FIFO empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6617 #define SDIO_STA_RXFIFOE ((uint32_t)0x00080000) /*!<Receive FIFO empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6618 #define SDIO_STA_TXDAVL ((uint32_t)0x00100000) /*!<Data available in transmit FIFO */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6619 #define SDIO_STA_RXDAVL ((uint32_t)0x00200000) /*!<Data available in receive FIFO */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6620 #define SDIO_STA_SDIOIT ((uint32_t)0x00400000) /*!<SDIO interrupt received */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6621 #define SDIO_STA_CEATAEND ((uint32_t)0x00800000) /*!<CE-ATA command completion signal received for CMD61 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6622
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6623 /******************* Bit definition for SDIO_ICR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6624 #define SDIO_ICR_CCRCFAILC ((uint32_t)0x00000001) /*!<CCRCFAIL flag clear bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6625 #define SDIO_ICR_DCRCFAILC ((uint32_t)0x00000002) /*!<DCRCFAIL flag clear bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6626 #define SDIO_ICR_CTIMEOUTC ((uint32_t)0x00000004) /*!<CTIMEOUT flag clear bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6627 #define SDIO_ICR_DTIMEOUTC ((uint32_t)0x00000008) /*!<DTIMEOUT flag clear bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6628 #define SDIO_ICR_TXUNDERRC ((uint32_t)0x00000010) /*!<TXUNDERR flag clear bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6629 #define SDIO_ICR_RXOVERRC ((uint32_t)0x00000020) /*!<RXOVERR flag clear bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6630 #define SDIO_ICR_CMDRENDC ((uint32_t)0x00000040) /*!<CMDREND flag clear bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6631 #define SDIO_ICR_CMDSENTC ((uint32_t)0x00000080) /*!<CMDSENT flag clear bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6632 #define SDIO_ICR_DATAENDC ((uint32_t)0x00000100) /*!<DATAEND flag clear bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6633 #define SDIO_ICR_STBITERRC ((uint32_t)0x00000200) /*!<STBITERR flag clear bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6634 #define SDIO_ICR_DBCKENDC ((uint32_t)0x00000400) /*!<DBCKEND flag clear bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6635 #define SDIO_ICR_SDIOITC ((uint32_t)0x00400000) /*!<SDIOIT flag clear bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6636 #define SDIO_ICR_CEATAENDC ((uint32_t)0x00800000) /*!<CEATAEND flag clear bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6637
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6638 /****************** Bit definition for SDIO_MASK register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6639 #define SDIO_MASK_CCRCFAILIE ((uint32_t)0x00000001) /*!<Command CRC Fail Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6640 #define SDIO_MASK_DCRCFAILIE ((uint32_t)0x00000002) /*!<Data CRC Fail Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6641 #define SDIO_MASK_CTIMEOUTIE ((uint32_t)0x00000004) /*!<Command TimeOut Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6642 #define SDIO_MASK_DTIMEOUTIE ((uint32_t)0x00000008) /*!<Data TimeOut Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6643 #define SDIO_MASK_TXUNDERRIE ((uint32_t)0x00000010) /*!<Tx FIFO UnderRun Error Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6644 #define SDIO_MASK_RXOVERRIE ((uint32_t)0x00000020) /*!<Rx FIFO OverRun Error Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6645 #define SDIO_MASK_CMDRENDIE ((uint32_t)0x00000040) /*!<Command Response Received Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6646 #define SDIO_MASK_CMDSENTIE ((uint32_t)0x00000080) /*!<Command Sent Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6647 #define SDIO_MASK_DATAENDIE ((uint32_t)0x00000100) /*!<Data End Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6648 #define SDIO_MASK_STBITERRIE ((uint32_t)0x00000200) /*!<Start Bit Error Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6649 #define SDIO_MASK_DBCKENDIE ((uint32_t)0x00000400) /*!<Data Block End Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6650 #define SDIO_MASK_CMDACTIE ((uint32_t)0x00000800) /*!<CCommand Acting Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6651 #define SDIO_MASK_TXACTIE ((uint32_t)0x00001000) /*!<Data Transmit Acting Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6652 #define SDIO_MASK_RXACTIE ((uint32_t)0x00002000) /*!<Data receive acting interrupt enabled */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6653 #define SDIO_MASK_TXFIFOHEIE ((uint32_t)0x00004000) /*!<Tx FIFO Half Empty interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6654 #define SDIO_MASK_RXFIFOHFIE ((uint32_t)0x00008000) /*!<Rx FIFO Half Full interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6655 #define SDIO_MASK_TXFIFOFIE ((uint32_t)0x00010000) /*!<Tx FIFO Full interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6656 #define SDIO_MASK_RXFIFOFIE ((uint32_t)0x00020000) /*!<Rx FIFO Full interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6657 #define SDIO_MASK_TXFIFOEIE ((uint32_t)0x00040000) /*!<Tx FIFO Empty interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6658 #define SDIO_MASK_RXFIFOEIE ((uint32_t)0x00080000) /*!<Rx FIFO Empty interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6659 #define SDIO_MASK_TXDAVLIE ((uint32_t)0x00100000) /*!<Data available in Tx FIFO interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6660 #define SDIO_MASK_RXDAVLIE ((uint32_t)0x00200000) /*!<Data available in Rx FIFO interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6661 #define SDIO_MASK_SDIOITIE ((uint32_t)0x00400000) /*!<SDIO Mode Interrupt Received interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6662 #define SDIO_MASK_CEATAENDIE ((uint32_t)0x00800000) /*!<CE-ATA command completion signal received Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6663
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6664 /***************** Bit definition for SDIO_FIFOCNT register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6665 #define SDIO_FIFOCNT_FIFOCOUNT ((uint32_t)0x00FFFFFF) /*!<Remaining number of words to be written to or read from the FIFO */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6666
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6667 /****************** Bit definition for SDIO_FIFO register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6668 #define SDIO_FIFO_FIFODATA ((uint32_t)0xFFFFFFFF) /*!<Receive and transmit FIFO data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6669
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6670 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6671 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6672 /* Serial Peripheral Interface */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6673 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6674 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6675 /******************* Bit definition for SPI_CR1 register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6676 #define SPI_CR1_CPHA ((uint32_t)0x00000001) /*!<Clock Phase */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6677 #define SPI_CR1_CPOL ((uint32_t)0x00000002) /*!<Clock Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6678 #define SPI_CR1_MSTR ((uint32_t)0x00000004) /*!<Master Selection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6679
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6680 #define SPI_CR1_BR ((uint32_t)0x00000038) /*!<BR[2:0] bits (Baud Rate Control) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6681 #define SPI_CR1_BR_0 ((uint32_t)0x00000008) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6682 #define SPI_CR1_BR_1 ((uint32_t)0x00000010) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6683 #define SPI_CR1_BR_2 ((uint32_t)0x00000020) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6684
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6685 #define SPI_CR1_SPE ((uint32_t)0x00000040) /*!<SPI Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6686 #define SPI_CR1_LSBFIRST ((uint32_t)0x00000080) /*!<Frame Format */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6687 #define SPI_CR1_SSI ((uint32_t)0x00000100) /*!<Internal slave select */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6688 #define SPI_CR1_SSM ((uint32_t)0x00000200) /*!<Software slave management */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6689 #define SPI_CR1_RXONLY ((uint32_t)0x00000400) /*!<Receive only */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6690 #define SPI_CR1_DFF ((uint32_t)0x00000800) /*!<Data Frame Format */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6691 #define SPI_CR1_CRCNEXT ((uint32_t)0x00001000) /*!<Transmit CRC next */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6692 #define SPI_CR1_CRCEN ((uint32_t)0x00002000) /*!<Hardware CRC calculation enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6693 #define SPI_CR1_BIDIOE ((uint32_t)0x00004000) /*!<Output enable in bidirectional mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6694 #define SPI_CR1_BIDIMODE ((uint32_t)0x00008000) /*!<Bidirectional data mode enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6695
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6696 /******************* Bit definition for SPI_CR2 register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6697 #define SPI_CR2_RXDMAEN ((uint32_t)0x00000001) /*!<Rx Buffer DMA Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6698 #define SPI_CR2_TXDMAEN ((uint32_t)0x00000002) /*!<Tx Buffer DMA Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6699 #define SPI_CR2_SSOE ((uint32_t)0x00000004) /*!<SS Output Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6700 #define SPI_CR2_FRF ((uint32_t)0x00000010) /*!<Frame Format */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6701 #define SPI_CR2_ERRIE ((uint32_t)0x00000020) /*!<Error Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6702 #define SPI_CR2_RXNEIE ((uint32_t)0x00000040) /*!<RX buffer Not Empty Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6703 #define SPI_CR2_TXEIE ((uint32_t)0x00000080) /*!<Tx buffer Empty Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6704
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6705 /******************** Bit definition for SPI_SR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6706 #define SPI_SR_RXNE ((uint32_t)0x00000001) /*!<Receive buffer Not Empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6707 #define SPI_SR_TXE ((uint32_t)0x00000002) /*!<Transmit buffer Empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6708 #define SPI_SR_CHSIDE ((uint32_t)0x00000004) /*!<Channel side */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6709 #define SPI_SR_UDR ((uint32_t)0x00000008) /*!<Underrun flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6710 #define SPI_SR_CRCERR ((uint32_t)0x00000010) /*!<CRC Error flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6711 #define SPI_SR_MODF ((uint32_t)0x00000020) /*!<Mode fault */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6712 #define SPI_SR_OVR ((uint32_t)0x00000040) /*!<Overrun flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6713 #define SPI_SR_BSY ((uint32_t)0x00000080) /*!<Busy flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6714 #define SPI_SR_FRE ((uint32_t)0x00000100) /*!<Frame format error flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6715
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6716 /******************** Bit definition for SPI_DR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6717 #define SPI_DR_DR ((uint32_t)0x0000FFFF) /*!<Data Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6718
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6719 /******************* Bit definition for SPI_CRCPR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6720 #define SPI_CRCPR_CRCPOLY ((uint32_t)0x0000FFFF) /*!<CRC polynomial register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6721
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6722 /****************** Bit definition for SPI_RXCRCR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6723 #define SPI_RXCRCR_RXCRC ((uint32_t)0x0000FFFF) /*!<Rx CRC Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6724
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6725 /****************** Bit definition for SPI_TXCRCR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6726 #define SPI_TXCRCR_TXCRC ((uint32_t)0x0000FFFF) /*!<Tx CRC Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6727
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6728 /****************** Bit definition for SPI_I2SCFGR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6729 #define SPI_I2SCFGR_CHLEN ((uint32_t)0x00000001) /*!<Channel length (number of bits per audio channel) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6730
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6731 #define SPI_I2SCFGR_DATLEN ((uint32_t)0x00000006) /*!<DATLEN[1:0] bits (Data length to be transferred) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6732 #define SPI_I2SCFGR_DATLEN_0 ((uint32_t)0x00000002) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6733 #define SPI_I2SCFGR_DATLEN_1 ((uint32_t)0x00000004) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6734
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6735 #define SPI_I2SCFGR_CKPOL ((uint32_t)0x00000008) /*!<steady state clock polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6736
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6737 #define SPI_I2SCFGR_I2SSTD ((uint32_t)0x00000030) /*!<I2SSTD[1:0] bits (I2S standard selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6738 #define SPI_I2SCFGR_I2SSTD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6739 #define SPI_I2SCFGR_I2SSTD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6740
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6741 #define SPI_I2SCFGR_PCMSYNC ((uint32_t)0x00000080) /*!<PCM frame synchronization */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6742
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6743 #define SPI_I2SCFGR_I2SCFG ((uint32_t)0x00000300) /*!<I2SCFG[1:0] bits (I2S configuration mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6744 #define SPI_I2SCFGR_I2SCFG_0 ((uint32_t)0x00000100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6745 #define SPI_I2SCFGR_I2SCFG_1 ((uint32_t)0x00000200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6746
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6747 #define SPI_I2SCFGR_I2SE ((uint32_t)0x00000400) /*!<I2S Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6748 #define SPI_I2SCFGR_I2SMOD ((uint32_t)0x00000800) /*!<I2S mode selection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6749
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6750 /****************** Bit definition for SPI_I2SPR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6751 #define SPI_I2SPR_I2SDIV ((uint32_t)0x000000FF) /*!<I2S Linear prescaler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6752 #define SPI_I2SPR_ODD ((uint32_t)0x00000100) /*!<Odd factor for the prescaler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6753 #define SPI_I2SPR_MCKOE ((uint32_t)0x00000200) /*!<Master Clock Output Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6754
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6755 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6756 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6757 /* SYSCFG */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6758 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6759 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6760 /****************** Bit definition for SYSCFG_MEMRMP register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6761 #define SYSCFG_MEMRMP_MEM_MODE ((uint32_t)0x00000007) /*!< SYSCFG_Memory Remap Config */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6762 #define SYSCFG_MEMRMP_MEM_MODE_0 ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6763 #define SYSCFG_MEMRMP_MEM_MODE_1 ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6764 #define SYSCFG_MEMRMP_MEM_MODE_2 ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6765
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6766 #define SYSCFG_MEMRMP_UFB_MODE ((uint32_t)0x00000100) /*!< User Flash Bank mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6767 #define SYSCFG_SWP_FMC ((uint32_t)0x00000C00) /*!< FMC memory mapping swap */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6768
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6769 /****************** Bit definition for SYSCFG_PMC register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6770 #define SYSCFG_PMC_ADCxDC2 ((uint32_t)0x00070000) /*!< Refer to AN4073 on how to use this bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6771 #define SYSCFG_PMC_ADC1DC2 ((uint32_t)0x00010000) /*!< Refer to AN4073 on how to use this bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6772 #define SYSCFG_PMC_ADC2DC2 ((uint32_t)0x00020000) /*!< Refer to AN4073 on how to use this bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6773 #define SYSCFG_PMC_ADC3DC2 ((uint32_t)0x00040000) /*!< Refer to AN4073 on how to use this bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6774
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6775 #define SYSCFG_PMC_MII_RMII_SEL ((uint32_t)0x00800000) /*!<Ethernet PHY interface selection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6776 /* Old MII_RMII_SEL bit definition, maintained for legacy purpose */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6777 #define SYSCFG_PMC_MII_RMII SYSCFG_PMC_MII_RMII_SEL
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6778
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6779 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6780 #define SYSCFG_EXTICR1_EXTI0 ((uint32_t)0x000F) /*!<EXTI 0 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6781 #define SYSCFG_EXTICR1_EXTI1 ((uint32_t)0x00F0) /*!<EXTI 1 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6782 #define SYSCFG_EXTICR1_EXTI2 ((uint32_t)0x0F00) /*!<EXTI 2 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6783 #define SYSCFG_EXTICR1_EXTI3 ((uint32_t)0xF000) /*!<EXTI 3 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6784 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6785 * @brief EXTI0 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6786 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6787 #define SYSCFG_EXTICR1_EXTI0_PA ((uint32_t)0x0000) /*!<PA[0] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6788 #define SYSCFG_EXTICR1_EXTI0_PB ((uint32_t)0x0001) /*!<PB[0] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6789 #define SYSCFG_EXTICR1_EXTI0_PC ((uint32_t)0x0002) /*!<PC[0] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6790 #define SYSCFG_EXTICR1_EXTI0_PD ((uint32_t)0x0003) /*!<PD[0] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6791 #define SYSCFG_EXTICR1_EXTI0_PE ((uint32_t)0x0004) /*!<PE[0] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6792 #define SYSCFG_EXTICR1_EXTI0_PF ((uint32_t)0x0005) /*!<PF[0] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6793 #define SYSCFG_EXTICR1_EXTI0_PG ((uint32_t)0x0006) /*!<PG[0] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6794 #define SYSCFG_EXTICR1_EXTI0_PH ((uint32_t)0x0007) /*!<PH[0] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6795 #define SYSCFG_EXTICR1_EXTI0_PI ((uint32_t)0x0008) /*!<PI[0] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6796 #define SYSCFG_EXTICR1_EXTI0_PJ ((uint32_t)0x0009) /*!<PJ[0] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6797 #define SYSCFG_EXTICR1_EXTI0_PK ((uint32_t)0x000A) /*!<PK[0] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6798
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6799 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6800 * @brief EXTI1 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6801 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6802 #define SYSCFG_EXTICR1_EXTI1_PA ((uint32_t)0x0000) /*!<PA[1] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6803 #define SYSCFG_EXTICR1_EXTI1_PB ((uint32_t)0x0010) /*!<PB[1] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6804 #define SYSCFG_EXTICR1_EXTI1_PC ((uint32_t)0x0020) /*!<PC[1] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6805 #define SYSCFG_EXTICR1_EXTI1_PD ((uint32_t)0x0030) /*!<PD[1] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6806 #define SYSCFG_EXTICR1_EXTI1_PE ((uint32_t)0x0040) /*!<PE[1] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6807 #define SYSCFG_EXTICR1_EXTI1_PF ((uint32_t)0x0050) /*!<PF[1] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6808 #define SYSCFG_EXTICR1_EXTI1_PG ((uint32_t)0x0060) /*!<PG[1] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6809 #define SYSCFG_EXTICR1_EXTI1_PH ((uint32_t)0x0070) /*!<PH[1] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6810 #define SYSCFG_EXTICR1_EXTI1_PI ((uint32_t)0x0080) /*!<PI[1] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6811 #define SYSCFG_EXTICR1_EXTI1_PJ ((uint32_t)0x0090) /*!<PJ[1] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6812 #define SYSCFG_EXTICR1_EXTI1_PK ((uint32_t)0x00A0) /*!<PK[1] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6813
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6814
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6815 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6816 * @brief EXTI2 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6817 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6818 #define SYSCFG_EXTICR1_EXTI2_PA ((uint32_t)0x0000) /*!<PA[2] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6819 #define SYSCFG_EXTICR1_EXTI2_PB ((uint32_t)0x0100) /*!<PB[2] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6820 #define SYSCFG_EXTICR1_EXTI2_PC ((uint32_t)0x0200) /*!<PC[2] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6821 #define SYSCFG_EXTICR1_EXTI2_PD ((uint32_t)0x0300) /*!<PD[2] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6822 #define SYSCFG_EXTICR1_EXTI2_PE ((uint32_t)0x0400) /*!<PE[2] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6823 #define SYSCFG_EXTICR1_EXTI2_PF ((uint32_t)0x0500) /*!<PF[2] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6824 #define SYSCFG_EXTICR1_EXTI2_PG ((uint32_t)0x0600) /*!<PG[2] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6825 #define SYSCFG_EXTICR1_EXTI2_PH ((uint32_t)0x0700) /*!<PH[2] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6826 #define SYSCFG_EXTICR1_EXTI2_PI ((uint32_t)0x0800) /*!<PI[2] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6827 #define SYSCFG_EXTICR1_EXTI2_PJ ((uint32_t)0x0900) /*!<PJ[2] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6828 #define SYSCFG_EXTICR1_EXTI2_PK ((uint32_t)0x0A00) /*!<PK[2] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6829
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6830
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6831 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6832 * @brief EXTI3 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6833 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6834 #define SYSCFG_EXTICR1_EXTI3_PA ((uint32_t)0x0000) /*!<PA[3] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6835 #define SYSCFG_EXTICR1_EXTI3_PB ((uint32_t)0x1000) /*!<PB[3] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6836 #define SYSCFG_EXTICR1_EXTI3_PC ((uint32_t)0x2000) /*!<PC[3] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6837 #define SYSCFG_EXTICR1_EXTI3_PD ((uint32_t)0x3000) /*!<PD[3] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6838 #define SYSCFG_EXTICR1_EXTI3_PE ((uint32_t)0x4000) /*!<PE[3] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6839 #define SYSCFG_EXTICR1_EXTI3_PF ((uint32_t)0x5000) /*!<PF[3] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6840 #define SYSCFG_EXTICR1_EXTI3_PG ((uint32_t)0x6000) /*!<PG[3] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6841 #define SYSCFG_EXTICR1_EXTI3_PH ((uint32_t)0x7000) /*!<PH[3] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6842 #define SYSCFG_EXTICR1_EXTI3_PI ((uint32_t)0x8000) /*!<PI[3] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6843 #define SYSCFG_EXTICR1_EXTI3_PJ ((uint32_t)0x9000) /*!<PJ[3] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6844 #define SYSCFG_EXTICR1_EXTI3_PK ((uint32_t)0xA000) /*!<PK[3] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6845
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6846
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6847 /***************** Bit definition for SYSCFG_EXTICR2 register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6848 #define SYSCFG_EXTICR2_EXTI4 ((uint32_t)0x000F) /*!<EXTI 4 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6849 #define SYSCFG_EXTICR2_EXTI5 ((uint32_t)0x00F0) /*!<EXTI 5 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6850 #define SYSCFG_EXTICR2_EXTI6 ((uint32_t)0x0F00) /*!<EXTI 6 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6851 #define SYSCFG_EXTICR2_EXTI7 ((uint32_t)0xF000) /*!<EXTI 7 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6852 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6853 * @brief EXTI4 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6854 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6855 #define SYSCFG_EXTICR2_EXTI4_PA ((uint32_t)0x0000) /*!<PA[4] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6856 #define SYSCFG_EXTICR2_EXTI4_PB ((uint32_t)0x0001) /*!<PB[4] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6857 #define SYSCFG_EXTICR2_EXTI4_PC ((uint32_t)0x0002) /*!<PC[4] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6858 #define SYSCFG_EXTICR2_EXTI4_PD ((uint32_t)0x0003) /*!<PD[4] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6859 #define SYSCFG_EXTICR2_EXTI4_PE ((uint32_t)0x0004) /*!<PE[4] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6860 #define SYSCFG_EXTICR2_EXTI4_PF ((uint32_t)0x0005) /*!<PF[4] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6861 #define SYSCFG_EXTICR2_EXTI4_PG ((uint32_t)0x0006) /*!<PG[4] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6862 #define SYSCFG_EXTICR2_EXTI4_PH ((uint32_t)0x0007) /*!<PH[4] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6863 #define SYSCFG_EXTICR2_EXTI4_PI ((uint32_t)0x0008) /*!<PI[4] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6864 #define SYSCFG_EXTICR2_EXTI4_PJ ((uint32_t)0x0009) /*!<PJ[4] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6865 #define SYSCFG_EXTICR2_EXTI4_PK ((uint32_t)0x000A) /*!<PK[4] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6866
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6867 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6868 * @brief EXTI5 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6869 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6870 #define SYSCFG_EXTICR2_EXTI5_PA ((uint32_t)0x0000) /*!<PA[5] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6871 #define SYSCFG_EXTICR2_EXTI5_PB ((uint32_t)0x0010) /*!<PB[5] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6872 #define SYSCFG_EXTICR2_EXTI5_PC ((uint32_t)0x0020) /*!<PC[5] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6873 #define SYSCFG_EXTICR2_EXTI5_PD ((uint32_t)0x0030) /*!<PD[5] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6874 #define SYSCFG_EXTICR2_EXTI5_PE ((uint32_t)0x0040) /*!<PE[5] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6875 #define SYSCFG_EXTICR2_EXTI5_PF ((uint32_t)0x0050) /*!<PF[5] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6876 #define SYSCFG_EXTICR2_EXTI5_PG ((uint32_t)0x0060) /*!<PG[5] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6877 #define SYSCFG_EXTICR2_EXTI5_PH ((uint32_t)0x0070) /*!<PH[5] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6878 #define SYSCFG_EXTICR2_EXTI5_PI ((uint32_t)0x0080) /*!<PI[5] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6879 #define SYSCFG_EXTICR2_EXTI5_PJ ((uint32_t)0x0090) /*!<PJ[5] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6880 #define SYSCFG_EXTICR2_EXTI5_PK ((uint32_t)0x00A0) /*!<PK[5] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6881
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6882 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6883 * @brief EXTI6 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6884 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6885 #define SYSCFG_EXTICR2_EXTI6_PA ((uint32_t)0x0000) /*!<PA[6] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6886 #define SYSCFG_EXTICR2_EXTI6_PB ((uint32_t)0x0100) /*!<PB[6] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6887 #define SYSCFG_EXTICR2_EXTI6_PC ((uint32_t)0x0200) /*!<PC[6] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6888 #define SYSCFG_EXTICR2_EXTI6_PD ((uint32_t)0x0300) /*!<PD[6] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6889 #define SYSCFG_EXTICR2_EXTI6_PE ((uint32_t)0x0400) /*!<PE[6] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6890 #define SYSCFG_EXTICR2_EXTI6_PF ((uint32_t)0x0500) /*!<PF[6] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6891 #define SYSCFG_EXTICR2_EXTI6_PG ((uint32_t)0x0600) /*!<PG[6] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6892 #define SYSCFG_EXTICR2_EXTI6_PH ((uint32_t)0x0700) /*!<PH[6] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6893 #define SYSCFG_EXTICR2_EXTI6_PI ((uint32_t)0x0800) /*!<PI[6] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6894 #define SYSCFG_EXTICR2_EXTI6_PJ ((uint32_t)0x0900) /*!<PJ[6] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6895 #define SYSCFG_EXTICR2_EXTI6_PK ((uint32_t)0x0A00) /*!<PK[6] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6896
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6897
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6898 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6899 * @brief EXTI7 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6900 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6901 #define SYSCFG_EXTICR2_EXTI7_PA ((uint32_t)0x0000) /*!<PA[7] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6902 #define SYSCFG_EXTICR2_EXTI7_PB ((uint32_t)0x1000) /*!<PB[7] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6903 #define SYSCFG_EXTICR2_EXTI7_PC ((uint32_t)0x2000) /*!<PC[7] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6904 #define SYSCFG_EXTICR2_EXTI7_PD ((uint32_t)0x3000) /*!<PD[7] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6905 #define SYSCFG_EXTICR2_EXTI7_PE ((uint32_t)0x4000) /*!<PE[7] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6906 #define SYSCFG_EXTICR2_EXTI7_PF ((uint32_t)0x5000) /*!<PF[7] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6907 #define SYSCFG_EXTICR2_EXTI7_PG ((uint32_t)0x6000) /*!<PG[7] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6908 #define SYSCFG_EXTICR2_EXTI7_PH ((uint32_t)0x7000) /*!<PH[7] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6909 #define SYSCFG_EXTICR2_EXTI7_PI ((uint32_t)0x8000) /*!<PI[7] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6910 #define SYSCFG_EXTICR2_EXTI7_PJ ((uint32_t)0x9000) /*!<PJ[7] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6911 #define SYSCFG_EXTICR2_EXTI7_PK ((uint32_t)0xA000) /*!<PK[7] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6912
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6913 /***************** Bit definition for SYSCFG_EXTICR3 register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6914 #define SYSCFG_EXTICR3_EXTI8 ((uint32_t)0x000F) /*!<EXTI 8 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6915 #define SYSCFG_EXTICR3_EXTI9 ((uint32_t)0x00F0) /*!<EXTI 9 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6916 #define SYSCFG_EXTICR3_EXTI10 ((uint32_t)0x0F00) /*!<EXTI 10 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6917 #define SYSCFG_EXTICR3_EXTI11 ((uint32_t)0xF000) /*!<EXTI 11 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6918
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6919 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6920 * @brief EXTI8 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6921 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6922 #define SYSCFG_EXTICR3_EXTI8_PA ((uint32_t)0x0000) /*!<PA[8] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6923 #define SYSCFG_EXTICR3_EXTI8_PB ((uint32_t)0x0001) /*!<PB[8] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6924 #define SYSCFG_EXTICR3_EXTI8_PC ((uint32_t)0x0002) /*!<PC[8] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6925 #define SYSCFG_EXTICR3_EXTI8_PD ((uint32_t)0x0003) /*!<PD[8] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6926 #define SYSCFG_EXTICR3_EXTI8_PE ((uint32_t)0x0004) /*!<PE[8] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6927 #define SYSCFG_EXTICR3_EXTI8_PF ((uint32_t)0x0005) /*!<PF[8] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6928 #define SYSCFG_EXTICR3_EXTI8_PG ((uint32_t)0x0006) /*!<PG[8] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6929 #define SYSCFG_EXTICR3_EXTI8_PH ((uint32_t)0x0007) /*!<PH[8] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6930 #define SYSCFG_EXTICR3_EXTI8_PI ((uint32_t)0x0008) /*!<PI[8] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6931 #define SYSCFG_EXTICR3_EXTI8_PJ ((uint32_t)0x0009) /*!<PJ[8] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6932
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6933 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6934 * @brief EXTI9 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6935 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6936 #define SYSCFG_EXTICR3_EXTI9_PA ((uint32_t)0x0000) /*!<PA[9] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6937 #define SYSCFG_EXTICR3_EXTI9_PB ((uint32_t)0x0010) /*!<PB[9] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6938 #define SYSCFG_EXTICR3_EXTI9_PC ((uint32_t)0x0020) /*!<PC[9] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6939 #define SYSCFG_EXTICR3_EXTI9_PD ((uint32_t)0x0030) /*!<PD[9] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6940 #define SYSCFG_EXTICR3_EXTI9_PE ((uint32_t)0x0040) /*!<PE[9] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6941 #define SYSCFG_EXTICR3_EXTI9_PF ((uint32_t)0x0050) /*!<PF[9] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6942 #define SYSCFG_EXTICR3_EXTI9_PG ((uint32_t)0x0060) /*!<PG[9] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6943 #define SYSCFG_EXTICR3_EXTI9_PH ((uint32_t)0x0070) /*!<PH[9] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6944 #define SYSCFG_EXTICR3_EXTI9_PI ((uint32_t)0x0080) /*!<PI[9] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6945 #define SYSCFG_EXTICR3_EXTI9_PJ ((uint32_t)0x0090) /*!<PJ[9] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6946
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6947
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6948 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6949 * @brief EXTI10 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6950 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6951 #define SYSCFG_EXTICR3_EXTI10_PA ((uint32_t)0x0000) /*!<PA[10] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6952 #define SYSCFG_EXTICR3_EXTI10_PB ((uint32_t)0x0100) /*!<PB[10] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6953 #define SYSCFG_EXTICR3_EXTI10_PC ((uint32_t)0x0200) /*!<PC[10] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6954 #define SYSCFG_EXTICR3_EXTI10_PD ((uint32_t)0x0300) /*!<PD[10] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6955 #define SYSCFG_EXTICR3_EXTI10_PE ((uint32_t)0x0400) /*!<PE[10] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6956 #define SYSCFG_EXTICR3_EXTI10_PF ((uint32_t)0x0500) /*!<PF[10] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6957 #define SYSCFG_EXTICR3_EXTI10_PG ((uint32_t)0x0600) /*!<PG[10] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6958 #define SYSCFG_EXTICR3_EXTI10_PH ((uint32_t)0x0700) /*!<PH[10] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6959 #define SYSCFG_EXTICR3_EXTI10_PI ((uint32_t)0x0800) /*!<PI[10] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6960 #define SYSCFG_EXTICR3_EXTI10_PJ ((uint32_t)0x0900) /*!<PJ[10] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6961
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6962
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6963 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6964 * @brief EXTI11 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6965 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6966 #define SYSCFG_EXTICR3_EXTI11_PA ((uint32_t)0x0000) /*!<PA[11] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6967 #define SYSCFG_EXTICR3_EXTI11_PB ((uint32_t)0x1000) /*!<PB[11] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6968 #define SYSCFG_EXTICR3_EXTI11_PC ((uint32_t)0x2000) /*!<PC[11] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6969 #define SYSCFG_EXTICR3_EXTI11_PD ((uint32_t)0x3000) /*!<PD[11] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6970 #define SYSCFG_EXTICR3_EXTI11_PE ((uint32_t)0x4000) /*!<PE[11] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6971 #define SYSCFG_EXTICR3_EXTI11_PF ((uint32_t)0x5000) /*!<PF[11] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6972 #define SYSCFG_EXTICR3_EXTI11_PG ((uint32_t)0x6000) /*!<PG[11] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6973 #define SYSCFG_EXTICR3_EXTI11_PH ((uint32_t)0x7000) /*!<PH[11] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6974 #define SYSCFG_EXTICR3_EXTI11_PI ((uint32_t)0x8000) /*!<PI[11] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6975 #define SYSCFG_EXTICR3_EXTI11_PJ ((uint32_t)0x9000) /*!<PJ[11] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6976
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6977
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6978 /***************** Bit definition for SYSCFG_EXTICR4 register ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6979 #define SYSCFG_EXTICR4_EXTI12 ((uint32_t)0x000F) /*!<EXTI 12 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6980 #define SYSCFG_EXTICR4_EXTI13 ((uint32_t)0x00F0) /*!<EXTI 13 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6981 #define SYSCFG_EXTICR4_EXTI14 ((uint32_t)0x0F00) /*!<EXTI 14 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6982 #define SYSCFG_EXTICR4_EXTI15 ((uint32_t)0xF000) /*!<EXTI 15 configuration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6983 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6984 * @brief EXTI12 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6985 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6986 #define SYSCFG_EXTICR4_EXTI12_PA ((uint32_t)0x0000) /*!<PA[12] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6987 #define SYSCFG_EXTICR4_EXTI12_PB ((uint32_t)0x0001) /*!<PB[12] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6988 #define SYSCFG_EXTICR4_EXTI12_PC ((uint32_t)0x0002) /*!<PC[12] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6989 #define SYSCFG_EXTICR4_EXTI12_PD ((uint32_t)0x0003) /*!<PD[12] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6990 #define SYSCFG_EXTICR4_EXTI12_PE ((uint32_t)0x0004) /*!<PE[12] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6991 #define SYSCFG_EXTICR4_EXTI12_PF ((uint32_t)0x0005) /*!<PF[12] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6992 #define SYSCFG_EXTICR4_EXTI12_PG ((uint32_t)0x0006) /*!<PG[12] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6993 #define SYSCFG_EXTICR4_EXTI12_PH ((uint32_t)0x0007) /*!<PH[12] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6994 #define SYSCFG_EXTICR4_EXTI12_PI ((uint32_t)0x0008) /*!<PI[12] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6995 #define SYSCFG_EXTICR4_EXTI12_PJ ((uint32_t)0x0009) /*!<PJ[12] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6996
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6997
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6998 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
6999 * @brief EXTI13 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7000 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7001 #define SYSCFG_EXTICR4_EXTI13_PA ((uint32_t)0x0000) /*!<PA[13] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7002 #define SYSCFG_EXTICR4_EXTI13_PB ((uint32_t)0x0010) /*!<PB[13] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7003 #define SYSCFG_EXTICR4_EXTI13_PC ((uint32_t)0x0020) /*!<PC[13] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7004 #define SYSCFG_EXTICR4_EXTI13_PD ((uint32_t)0x0030) /*!<PD[13] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7005 #define SYSCFG_EXTICR4_EXTI13_PE ((uint32_t)0x0040) /*!<PE[13] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7006 #define SYSCFG_EXTICR4_EXTI13_PF ((uint32_t)0x0050) /*!<PF[13] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7007 #define SYSCFG_EXTICR4_EXTI13_PG ((uint32_t)0x0060) /*!<PG[13] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7008 #define SYSCFG_EXTICR4_EXTI13_PH ((uint32_t)0x0070) /*!<PH[13] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7009 #define SYSCFG_EXTICR4_EXTI13_PI ((uint32_t)0x0008) /*!<PI[13] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7010 #define SYSCFG_EXTICR4_EXTI13_PJ ((uint32_t)0x0009) /*!<PJ[13] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7011
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7012
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7013 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7014 * @brief EXTI14 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7015 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7016 #define SYSCFG_EXTICR4_EXTI14_PA ((uint32_t)0x0000) /*!<PA[14] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7017 #define SYSCFG_EXTICR4_EXTI14_PB ((uint32_t)0x0100) /*!<PB[14] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7018 #define SYSCFG_EXTICR4_EXTI14_PC ((uint32_t)0x0200) /*!<PC[14] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7019 #define SYSCFG_EXTICR4_EXTI14_PD ((uint32_t)0x0300) /*!<PD[14] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7020 #define SYSCFG_EXTICR4_EXTI14_PE ((uint32_t)0x0400) /*!<PE[14] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7021 #define SYSCFG_EXTICR4_EXTI14_PF ((uint32_t)0x0500) /*!<PF[14] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7022 #define SYSCFG_EXTICR4_EXTI14_PG ((uint32_t)0x0600) /*!<PG[14] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7023 #define SYSCFG_EXTICR4_EXTI14_PH ((uint32_t)0x0700) /*!<PH[14] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7024 #define SYSCFG_EXTICR4_EXTI14_PI ((uint32_t)0x0800) /*!<PI[14] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7025 #define SYSCFG_EXTICR4_EXTI14_PJ ((uint32_t)0x0900) /*!<PJ[14] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7026
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7027
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7028 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7029 * @brief EXTI15 configuration
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7030 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7031 #define SYSCFG_EXTICR4_EXTI15_PA ((uint32_t)0x0000) /*!<PA[15] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7032 #define SYSCFG_EXTICR4_EXTI15_PB ((uint32_t)0x1000) /*!<PB[15] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7033 #define SYSCFG_EXTICR4_EXTI15_PC ((uint32_t)0x2000) /*!<PC[15] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7034 #define SYSCFG_EXTICR4_EXTI15_PD ((uint32_t)0x3000) /*!<PD[15] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7035 #define SYSCFG_EXTICR4_EXTI15_PE ((uint32_t)0x4000) /*!<PE[15] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7036 #define SYSCFG_EXTICR4_EXTI15_PF ((uint32_t)0x5000) /*!<PF[15] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7037 #define SYSCFG_EXTICR4_EXTI15_PG ((uint32_t)0x6000) /*!<PG[15] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7038 #define SYSCFG_EXTICR4_EXTI15_PH ((uint32_t)0x7000) /*!<PH[15] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7039 #define SYSCFG_EXTICR4_EXTI15_PI ((uint32_t)0x8000) /*!<PI[15] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7040 #define SYSCFG_EXTICR4_EXTI15_PJ ((uint32_t)0x9000) /*!<PJ[15] pin */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7041
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7042 /****************** Bit definition for SYSCFG_CMPCR register ****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7043 #define SYSCFG_CMPCR_CMP_PD ((uint32_t)0x00000001) /*!<Compensation cell ready flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7044 #define SYSCFG_CMPCR_READY ((uint32_t)0x00000100) /*!<Compensation cell power-down */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7045
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7046 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7047 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7048 /* TIM */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7049 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7050 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7051 /******************* Bit definition for TIM_CR1 register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7052 #define TIM_CR1_CEN ((uint32_t)0x0001) /*!<Counter enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7053 #define TIM_CR1_UDIS ((uint32_t)0x0002) /*!<Update disable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7054 #define TIM_CR1_URS ((uint32_t)0x0004) /*!<Update request source */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7055 #define TIM_CR1_OPM ((uint32_t)0x0008) /*!<One pulse mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7056 #define TIM_CR1_DIR ((uint32_t)0x0010) /*!<Direction */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7057
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7058 #define TIM_CR1_CMS ((uint32_t)0x0060) /*!<CMS[1:0] bits (Center-aligned mode selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7059 #define TIM_CR1_CMS_0 ((uint32_t)0x0020) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7060 #define TIM_CR1_CMS_1 ((uint32_t)0x0040) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7061
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7062 #define TIM_CR1_ARPE ((uint32_t)0x0080) /*!<Auto-reload preload enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7063
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7064 #define TIM_CR1_CKD ((uint32_t)0x0300) /*!<CKD[1:0] bits (clock division) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7065 #define TIM_CR1_CKD_0 ((uint32_t)0x0100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7066 #define TIM_CR1_CKD_1 ((uint32_t)0x0200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7067
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7068 /******************* Bit definition for TIM_CR2 register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7069 #define TIM_CR2_CCPC ((uint32_t)0x0001) /*!<Capture/Compare Preloaded Control */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7070 #define TIM_CR2_CCUS ((uint32_t)0x0004) /*!<Capture/Compare Control Update Selection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7071 #define TIM_CR2_CCDS ((uint32_t)0x0008) /*!<Capture/Compare DMA Selection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7072
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7073 #define TIM_CR2_MMS ((uint32_t)0x0070) /*!<MMS[2:0] bits (Master Mode Selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7074 #define TIM_CR2_MMS_0 ((uint32_t)0x0010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7075 #define TIM_CR2_MMS_1 ((uint32_t)0x0020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7076 #define TIM_CR2_MMS_2 ((uint32_t)0x0040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7077
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7078 #define TIM_CR2_TI1S ((uint32_t)0x0080) /*!<TI1 Selection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7079 #define TIM_CR2_OIS1 ((uint32_t)0x0100) /*!<Output Idle state 1 (OC1 output) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7080 #define TIM_CR2_OIS1N ((uint32_t)0x0200) /*!<Output Idle state 1 (OC1N output) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7081 #define TIM_CR2_OIS2 ((uint32_t)0x0400) /*!<Output Idle state 2 (OC2 output) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7082 #define TIM_CR2_OIS2N ((uint32_t)0x0800) /*!<Output Idle state 2 (OC2N output) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7083 #define TIM_CR2_OIS3 ((uint32_t)0x1000) /*!<Output Idle state 3 (OC3 output) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7084 #define TIM_CR2_OIS3N ((uint32_t)0x2000) /*!<Output Idle state 3 (OC3N output) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7085 #define TIM_CR2_OIS4 ((uint32_t)0x4000) /*!<Output Idle state 4 (OC4 output) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7086
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7087 /******************* Bit definition for TIM_SMCR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7088 #define TIM_SMCR_SMS ((uint32_t)0x0007) /*!<SMS[2:0] bits (Slave mode selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7089 #define TIM_SMCR_SMS_0 ((uint32_t)0x0001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7090 #define TIM_SMCR_SMS_1 ((uint32_t)0x0002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7091 #define TIM_SMCR_SMS_2 ((uint32_t)0x0004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7092
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7093 #define TIM_SMCR_TS ((uint32_t)0x0070) /*!<TS[2:0] bits (Trigger selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7094 #define TIM_SMCR_TS_0 ((uint32_t)0x0010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7095 #define TIM_SMCR_TS_1 ((uint32_t)0x0020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7096 #define TIM_SMCR_TS_2 ((uint32_t)0x0040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7097
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7098 #define TIM_SMCR_MSM ((uint32_t)0x0080) /*!<Master/slave mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7099
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7100 #define TIM_SMCR_ETF ((uint32_t)0x0F00) /*!<ETF[3:0] bits (External trigger filter) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7101 #define TIM_SMCR_ETF_0 ((uint32_t)0x0100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7102 #define TIM_SMCR_ETF_1 ((uint32_t)0x0200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7103 #define TIM_SMCR_ETF_2 ((uint32_t)0x0400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7104 #define TIM_SMCR_ETF_3 ((uint32_t)0x0800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7105
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7106 #define TIM_SMCR_ETPS ((uint32_t)0x3000) /*!<ETPS[1:0] bits (External trigger prescaler) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7107 #define TIM_SMCR_ETPS_0 ((uint32_t)0x1000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7108 #define TIM_SMCR_ETPS_1 ((uint32_t)0x2000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7109
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7110 #define TIM_SMCR_ECE ((uint32_t)0x4000) /*!<External clock enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7111 #define TIM_SMCR_ETP ((uint32_t)0x8000) /*!<External trigger polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7112
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7113 /******************* Bit definition for TIM_DIER register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7114 #define TIM_DIER_UIE ((uint32_t)0x0001) /*!<Update interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7115 #define TIM_DIER_CC1IE ((uint32_t)0x0002) /*!<Capture/Compare 1 interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7116 #define TIM_DIER_CC2IE ((uint32_t)0x0004) /*!<Capture/Compare 2 interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7117 #define TIM_DIER_CC3IE ((uint32_t)0x0008) /*!<Capture/Compare 3 interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7118 #define TIM_DIER_CC4IE ((uint32_t)0x0010) /*!<Capture/Compare 4 interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7119 #define TIM_DIER_COMIE ((uint32_t)0x0020) /*!<COM interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7120 #define TIM_DIER_TIE ((uint32_t)0x0040) /*!<Trigger interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7121 #define TIM_DIER_BIE ((uint32_t)0x0080) /*!<Break interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7122 #define TIM_DIER_UDE ((uint32_t)0x0100) /*!<Update DMA request enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7123 #define TIM_DIER_CC1DE ((uint32_t)0x0200) /*!<Capture/Compare 1 DMA request enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7124 #define TIM_DIER_CC2DE ((uint32_t)0x0400) /*!<Capture/Compare 2 DMA request enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7125 #define TIM_DIER_CC3DE ((uint32_t)0x0800) /*!<Capture/Compare 3 DMA request enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7126 #define TIM_DIER_CC4DE ((uint32_t)0x1000) /*!<Capture/Compare 4 DMA request enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7127 #define TIM_DIER_COMDE ((uint32_t)0x2000) /*!<COM DMA request enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7128 #define TIM_DIER_TDE ((uint32_t)0x4000) /*!<Trigger DMA request enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7129
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7130 /******************** Bit definition for TIM_SR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7131 #define TIM_SR_UIF ((uint32_t)0x0001) /*!<Update interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7132 #define TIM_SR_CC1IF ((uint32_t)0x0002) /*!<Capture/Compare 1 interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7133 #define TIM_SR_CC2IF ((uint32_t)0x0004) /*!<Capture/Compare 2 interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7134 #define TIM_SR_CC3IF ((uint32_t)0x0008) /*!<Capture/Compare 3 interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7135 #define TIM_SR_CC4IF ((uint32_t)0x0010) /*!<Capture/Compare 4 interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7136 #define TIM_SR_COMIF ((uint32_t)0x0020) /*!<COM interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7137 #define TIM_SR_TIF ((uint32_t)0x0040) /*!<Trigger interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7138 #define TIM_SR_BIF ((uint32_t)0x0080) /*!<Break interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7139 #define TIM_SR_CC1OF ((uint32_t)0x0200) /*!<Capture/Compare 1 Overcapture Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7140 #define TIM_SR_CC2OF ((uint32_t)0x0400) /*!<Capture/Compare 2 Overcapture Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7141 #define TIM_SR_CC3OF ((uint32_t)0x0800) /*!<Capture/Compare 3 Overcapture Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7142 #define TIM_SR_CC4OF ((uint32_t)0x1000) /*!<Capture/Compare 4 Overcapture Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7143
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7144 /******************* Bit definition for TIM_EGR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7145 #define TIM_EGR_UG ((uint32_t)0x01) /*!<Update Generation */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7146 #define TIM_EGR_CC1G ((uint32_t)0x02) /*!<Capture/Compare 1 Generation */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7147 #define TIM_EGR_CC2G ((uint32_t)0x04) /*!<Capture/Compare 2 Generation */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7148 #define TIM_EGR_CC3G ((uint32_t)0x08) /*!<Capture/Compare 3 Generation */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7149 #define TIM_EGR_CC4G ((uint32_t)0x10) /*!<Capture/Compare 4 Generation */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7150 #define TIM_EGR_COMG ((uint32_t)0x20) /*!<Capture/Compare Control Update Generation */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7151 #define TIM_EGR_TG ((uint32_t)0x40) /*!<Trigger Generation */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7152 #define TIM_EGR_BG ((uint32_t)0x80) /*!<Break Generation */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7153
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7154 /****************** Bit definition for TIM_CCMR1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7155 #define TIM_CCMR1_CC1S ((uint32_t)0x0003) /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7156 #define TIM_CCMR1_CC1S_0 ((uint32_t)0x0001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7157 #define TIM_CCMR1_CC1S_1 ((uint32_t)0x0002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7158
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7159 #define TIM_CCMR1_OC1FE ((uint32_t)0x0004) /*!<Output Compare 1 Fast enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7160 #define TIM_CCMR1_OC1PE ((uint32_t)0x0008) /*!<Output Compare 1 Preload enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7161
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7162 #define TIM_CCMR1_OC1M ((uint32_t)0x0070) /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7163 #define TIM_CCMR1_OC1M_0 ((uint32_t)0x0010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7164 #define TIM_CCMR1_OC1M_1 ((uint32_t)0x0020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7165 #define TIM_CCMR1_OC1M_2 ((uint32_t)0x0040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7166
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7167 #define TIM_CCMR1_OC1CE ((uint32_t)0x0080) /*!<Output Compare 1Clear Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7168
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7169 #define TIM_CCMR1_CC2S ((uint32_t)0x0300) /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7170 #define TIM_CCMR1_CC2S_0 ((uint32_t)0x0100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7171 #define TIM_CCMR1_CC2S_1 ((uint32_t)0x0200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7172
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7173 #define TIM_CCMR1_OC2FE ((uint32_t)0x0400) /*!<Output Compare 2 Fast enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7174 #define TIM_CCMR1_OC2PE ((uint32_t)0x0800) /*!<Output Compare 2 Preload enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7175
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7176 #define TIM_CCMR1_OC2M ((uint32_t)0x7000) /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7177 #define TIM_CCMR1_OC2M_0 ((uint32_t)0x1000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7178 #define TIM_CCMR1_OC2M_1 ((uint32_t)0x2000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7179 #define TIM_CCMR1_OC2M_2 ((uint32_t)0x4000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7180
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7181 #define TIM_CCMR1_OC2CE ((uint32_t)0x8000) /*!<Output Compare 2 Clear Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7182
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7183 /*----------------------------------------------------------------------------*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7184
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7185 #define TIM_CCMR1_IC1PSC ((uint32_t)0x000C) /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7186 #define TIM_CCMR1_IC1PSC_0 ((uint32_t)0x0004) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7187 #define TIM_CCMR1_IC1PSC_1 ((uint32_t)0x0008) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7188
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7189 #define TIM_CCMR1_IC1F ((uint32_t)0x00F0) /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7190 #define TIM_CCMR1_IC1F_0 ((uint32_t)0x0010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7191 #define TIM_CCMR1_IC1F_1 ((uint32_t)0x0020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7192 #define TIM_CCMR1_IC1F_2 ((uint32_t)0x0040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7193 #define TIM_CCMR1_IC1F_3 ((uint32_t)0x0080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7194
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7195 #define TIM_CCMR1_IC2PSC ((uint32_t)0x0C00) /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7196 #define TIM_CCMR1_IC2PSC_0 ((uint32_t)0x0400) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7197 #define TIM_CCMR1_IC2PSC_1 ((uint32_t)0x0800) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7198
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7199 #define TIM_CCMR1_IC2F ((uint32_t)0xF000) /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7200 #define TIM_CCMR1_IC2F_0 ((uint32_t)0x1000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7201 #define TIM_CCMR1_IC2F_1 ((uint32_t)0x2000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7202 #define TIM_CCMR1_IC2F_2 ((uint32_t)0x4000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7203 #define TIM_CCMR1_IC2F_3 ((uint32_t)0x8000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7204
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7205 /****************** Bit definition for TIM_CCMR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7206 #define TIM_CCMR2_CC3S ((uint32_t)0x0003) /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7207 #define TIM_CCMR2_CC3S_0 ((uint32_t)0x0001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7208 #define TIM_CCMR2_CC3S_1 ((uint32_t)0x0002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7209
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7210 #define TIM_CCMR2_OC3FE ((uint32_t)0x0004) /*!<Output Compare 3 Fast enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7211 #define TIM_CCMR2_OC3PE ((uint32_t)0x0008) /*!<Output Compare 3 Preload enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7212
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7213 #define TIM_CCMR2_OC3M ((uint32_t)0x0070) /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7214 #define TIM_CCMR2_OC3M_0 ((uint32_t)0x0010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7215 #define TIM_CCMR2_OC3M_1 ((uint32_t)0x0020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7216 #define TIM_CCMR2_OC3M_2 ((uint32_t)0x0040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7217
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7218 #define TIM_CCMR2_OC3CE ((uint32_t)0x0080) /*!<Output Compare 3 Clear Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7219
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7220 #define TIM_CCMR2_CC4S ((uint32_t)0x0300) /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7221 #define TIM_CCMR2_CC4S_0 ((uint32_t)0x0100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7222 #define TIM_CCMR2_CC4S_1 ((uint32_t)0x0200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7223
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7224 #define TIM_CCMR2_OC4FE ((uint32_t)0x0400) /*!<Output Compare 4 Fast enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7225 #define TIM_CCMR2_OC4PE ((uint32_t)0x0800) /*!<Output Compare 4 Preload enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7226
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7227 #define TIM_CCMR2_OC4M ((uint32_t)0x7000) /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7228 #define TIM_CCMR2_OC4M_0 ((uint32_t)0x1000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7229 #define TIM_CCMR2_OC4M_1 ((uint32_t)0x2000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7230 #define TIM_CCMR2_OC4M_2 ((uint32_t)0x4000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7231
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7232 #define TIM_CCMR2_OC4CE ((uint32_t)0x8000) /*!<Output Compare 4 Clear Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7233
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7234 /*----------------------------------------------------------------------------*/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7235
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7236 #define TIM_CCMR2_IC3PSC ((uint32_t)0x000C) /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7237 #define TIM_CCMR2_IC3PSC_0 ((uint32_t)0x0004) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7238 #define TIM_CCMR2_IC3PSC_1 ((uint32_t)0x0008) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7239
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7240 #define TIM_CCMR2_IC3F ((uint32_t)0x00F0) /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7241 #define TIM_CCMR2_IC3F_0 ((uint32_t)0x0010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7242 #define TIM_CCMR2_IC3F_1 ((uint32_t)0x0020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7243 #define TIM_CCMR2_IC3F_2 ((uint32_t)0x0040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7244 #define TIM_CCMR2_IC3F_3 ((uint32_t)0x0080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7245
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7246 #define TIM_CCMR2_IC4PSC ((uint32_t)0x0C00) /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7247 #define TIM_CCMR2_IC4PSC_0 ((uint32_t)0x0400) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7248 #define TIM_CCMR2_IC4PSC_1 ((uint32_t)0x0800) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7249
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7250 #define TIM_CCMR2_IC4F ((uint32_t)0xF000) /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7251 #define TIM_CCMR2_IC4F_0 ((uint32_t)0x1000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7252 #define TIM_CCMR2_IC4F_1 ((uint32_t)0x2000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7253 #define TIM_CCMR2_IC4F_2 ((uint32_t)0x4000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7254 #define TIM_CCMR2_IC4F_3 ((uint32_t)0x8000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7255
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7256 /******************* Bit definition for TIM_CCER register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7257 #define TIM_CCER_CC1E ((uint32_t)0x0001) /*!<Capture/Compare 1 output enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7258 #define TIM_CCER_CC1P ((uint32_t)0x0002) /*!<Capture/Compare 1 output Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7259 #define TIM_CCER_CC1NE ((uint32_t)0x0004) /*!<Capture/Compare 1 Complementary output enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7260 #define TIM_CCER_CC1NP ((uint32_t)0x0008) /*!<Capture/Compare 1 Complementary output Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7261 #define TIM_CCER_CC2E ((uint32_t)0x0010) /*!<Capture/Compare 2 output enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7262 #define TIM_CCER_CC2P ((uint32_t)0x0020) /*!<Capture/Compare 2 output Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7263 #define TIM_CCER_CC2NE ((uint32_t)0x0040) /*!<Capture/Compare 2 Complementary output enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7264 #define TIM_CCER_CC2NP ((uint32_t)0x0080) /*!<Capture/Compare 2 Complementary output Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7265 #define TIM_CCER_CC3E ((uint32_t)0x0100) /*!<Capture/Compare 3 output enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7266 #define TIM_CCER_CC3P ((uint32_t)0x0200) /*!<Capture/Compare 3 output Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7267 #define TIM_CCER_CC3NE ((uint32_t)0x0400) /*!<Capture/Compare 3 Complementary output enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7268 #define TIM_CCER_CC3NP ((uint32_t)0x0800) /*!<Capture/Compare 3 Complementary output Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7269 #define TIM_CCER_CC4E ((uint32_t)0x1000) /*!<Capture/Compare 4 output enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7270 #define TIM_CCER_CC4P ((uint32_t)0x2000) /*!<Capture/Compare 4 output Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7271 #define TIM_CCER_CC4NP ((uint32_t)0x8000) /*!<Capture/Compare 4 Complementary output Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7272
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7273 /******************* Bit definition for TIM_CNT register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7274 #define TIM_CNT_CNT ((uint32_t)0xFFFF) /*!<Counter Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7275
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7276 /******************* Bit definition for TIM_PSC register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7277 #define TIM_PSC_PSC ((uint32_t)0xFFFF) /*!<Prescaler Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7278
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7279 /******************* Bit definition for TIM_ARR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7280 #define TIM_ARR_ARR ((uint32_t)0xFFFF) /*!<actual auto-reload Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7281
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7282 /******************* Bit definition for TIM_RCR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7283 #define TIM_RCR_REP ((uint32_t)0xFF) /*!<Repetition Counter Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7284
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7285 /******************* Bit definition for TIM_CCR1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7286 #define TIM_CCR1_CCR1 ((uint32_t)0xFFFF) /*!<Capture/Compare 1 Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7287
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7288 /******************* Bit definition for TIM_CCR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7289 #define TIM_CCR2_CCR2 ((uint32_t)0xFFFF) /*!<Capture/Compare 2 Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7290
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7291 /******************* Bit definition for TIM_CCR3 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7292 #define TIM_CCR3_CCR3 ((uint32_t)0xFFFF) /*!<Capture/Compare 3 Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7293
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7294 /******************* Bit definition for TIM_CCR4 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7295 #define TIM_CCR4_CCR4 ((uint32_t)0xFFFF) /*!<Capture/Compare 4 Value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7296
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7297 /******************* Bit definition for TIM_BDTR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7298 #define TIM_BDTR_DTG ((uint32_t)0x00FF) /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7299 #define TIM_BDTR_DTG_0 ((uint32_t)0x0001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7300 #define TIM_BDTR_DTG_1 ((uint32_t)0x0002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7301 #define TIM_BDTR_DTG_2 ((uint32_t)0x0004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7302 #define TIM_BDTR_DTG_3 ((uint32_t)0x0008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7303 #define TIM_BDTR_DTG_4 ((uint32_t)0x0010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7304 #define TIM_BDTR_DTG_5 ((uint32_t)0x0020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7305 #define TIM_BDTR_DTG_6 ((uint32_t)0x0040) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7306 #define TIM_BDTR_DTG_7 ((uint32_t)0x0080) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7307
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7308 #define TIM_BDTR_LOCK ((uint32_t)0x0300) /*!<LOCK[1:0] bits (Lock Configuration) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7309 #define TIM_BDTR_LOCK_0 ((uint32_t)0x0100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7310 #define TIM_BDTR_LOCK_1 ((uint32_t)0x0200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7311
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7312 #define TIM_BDTR_OSSI ((uint32_t)0x0400) /*!<Off-State Selection for Idle mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7313 #define TIM_BDTR_OSSR ((uint32_t)0x0800) /*!<Off-State Selection for Run mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7314 #define TIM_BDTR_BKE ((uint32_t)0x1000) /*!<Break enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7315 #define TIM_BDTR_BKP ((uint32_t)0x2000) /*!<Break Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7316 #define TIM_BDTR_AOE ((uint32_t)0x4000) /*!<Automatic Output enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7317 #define TIM_BDTR_MOE ((uint32_t)0x8000) /*!<Main Output enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7318
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7319 /******************* Bit definition for TIM_DCR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7320 #define TIM_DCR_DBA ((uint32_t)0x001F) /*!<DBA[4:0] bits (DMA Base Address) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7321 #define TIM_DCR_DBA_0 ((uint32_t)0x0001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7322 #define TIM_DCR_DBA_1 ((uint32_t)0x0002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7323 #define TIM_DCR_DBA_2 ((uint32_t)0x0004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7324 #define TIM_DCR_DBA_3 ((uint32_t)0x0008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7325 #define TIM_DCR_DBA_4 ((uint32_t)0x0010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7326
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7327 #define TIM_DCR_DBL ((uint32_t)0x1F00) /*!<DBL[4:0] bits (DMA Burst Length) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7328 #define TIM_DCR_DBL_0 ((uint32_t)0x0100) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7329 #define TIM_DCR_DBL_1 ((uint32_t)0x0200) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7330 #define TIM_DCR_DBL_2 ((uint32_t)0x0400) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7331 #define TIM_DCR_DBL_3 ((uint32_t)0x0800) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7332 #define TIM_DCR_DBL_4 ((uint32_t)0x1000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7333
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7334 /******************* Bit definition for TIM_DMAR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7335 #define TIM_DMAR_DMAB ((uint32_t)0xFFFF) /*!<DMA register for burst accesses */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7336
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7337 /******************* Bit definition for TIM_OR register *********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7338 #define TIM_OR_TI4_RMP ((uint32_t)0x00C0) /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7339 #define TIM_OR_TI4_RMP_0 ((uint32_t)0x0040) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7340 #define TIM_OR_TI4_RMP_1 ((uint32_t)0x0080) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7341 #define TIM_OR_ITR1_RMP ((uint32_t)0x0C00) /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7342 #define TIM_OR_ITR1_RMP_0 ((uint32_t)0x0400) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7343 #define TIM_OR_ITR1_RMP_1 ((uint32_t)0x0800) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7344
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7345
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7346 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7347 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7348 /* Universal Synchronous Asynchronous Receiver Transmitter */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7349 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7350 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7351 /******************* Bit definition for USART_SR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7352 #define USART_SR_PE ((uint32_t)0x0001) /*!<Parity Error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7353 #define USART_SR_FE ((uint32_t)0x0002) /*!<Framing Error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7354 #define USART_SR_NE ((uint32_t)0x0004) /*!<Noise Error Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7355 #define USART_SR_ORE ((uint32_t)0x0008) /*!<OverRun Error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7356 #define USART_SR_IDLE ((uint32_t)0x0010) /*!<IDLE line detected */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7357 #define USART_SR_RXNE ((uint32_t)0x0020) /*!<Read Data Register Not Empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7358 #define USART_SR_TC ((uint32_t)0x0040) /*!<Transmission Complete */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7359 #define USART_SR_TXE ((uint32_t)0x0080) /*!<Transmit Data Register Empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7360 #define USART_SR_LBD ((uint32_t)0x0100) /*!<LIN Break Detection Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7361 #define USART_SR_CTS ((uint32_t)0x0200) /*!<CTS Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7362
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7363 /******************* Bit definition for USART_DR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7364 #define USART_DR_DR ((uint32_t)0x01FF) /*!<Data value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7365
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7366 /****************** Bit definition for USART_BRR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7367 #define USART_BRR_DIV_Fraction ((uint32_t)0x000F) /*!<Fraction of USARTDIV */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7368 #define USART_BRR_DIV_Mantissa ((uint32_t)0xFFF0) /*!<Mantissa of USARTDIV */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7369
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7370 /****************** Bit definition for USART_CR1 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7371 #define USART_CR1_SBK ((uint32_t)0x0001) /*!<Send Break */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7372 #define USART_CR1_RWU ((uint32_t)0x0002) /*!<Receiver wakeup */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7373 #define USART_CR1_RE ((uint32_t)0x0004) /*!<Receiver Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7374 #define USART_CR1_TE ((uint32_t)0x0008) /*!<Transmitter Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7375 #define USART_CR1_IDLEIE ((uint32_t)0x0010) /*!<IDLE Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7376 #define USART_CR1_RXNEIE ((uint32_t)0x0020) /*!<RXNE Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7377 #define USART_CR1_TCIE ((uint32_t)0x0040) /*!<Transmission Complete Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7378 #define USART_CR1_TXEIE ((uint32_t)0x0080) /*!<PE Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7379 #define USART_CR1_PEIE ((uint32_t)0x0100) /*!<PE Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7380 #define USART_CR1_PS ((uint32_t)0x0200) /*!<Parity Selection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7381 #define USART_CR1_PCE ((uint32_t)0x0400) /*!<Parity Control Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7382 #define USART_CR1_WAKE ((uint32_t)0x0800) /*!<Wakeup method */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7383 #define USART_CR1_M ((uint32_t)0x1000) /*!<Word length */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7384 #define USART_CR1_UE ((uint32_t)0x2000) /*!<USART Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7385 #define USART_CR1_OVER8 ((uint32_t)0x8000) /*!<USART Oversampling by 8 enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7386
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7387 /****************** Bit definition for USART_CR2 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7388 #define USART_CR2_ADD ((uint32_t)0x000F) /*!<Address of the USART node */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7389 #define USART_CR2_LBDL ((uint32_t)0x0020) /*!<LIN Break Detection Length */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7390 #define USART_CR2_LBDIE ((uint32_t)0x0040) /*!<LIN Break Detection Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7391 #define USART_CR2_LBCL ((uint32_t)0x0100) /*!<Last Bit Clock pulse */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7392 #define USART_CR2_CPHA ((uint32_t)0x0200) /*!<Clock Phase */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7393 #define USART_CR2_CPOL ((uint32_t)0x0400) /*!<Clock Polarity */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7394 #define USART_CR2_CLKEN ((uint32_t)0x0800) /*!<Clock Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7395
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7396 #define USART_CR2_STOP ((uint32_t)0x3000) /*!<STOP[1:0] bits (STOP bits) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7397 #define USART_CR2_STOP_0 ((uint32_t)0x1000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7398 #define USART_CR2_STOP_1 ((uint32_t)0x2000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7399
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7400 #define USART_CR2_LINEN ((uint32_t)0x4000) /*!<LIN mode enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7401
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7402 /****************** Bit definition for USART_CR3 register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7403 #define USART_CR3_EIE ((uint32_t)0x0001) /*!<Error Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7404 #define USART_CR3_IREN ((uint32_t)0x0002) /*!<IrDA mode Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7405 #define USART_CR3_IRLP ((uint32_t)0x0004) /*!<IrDA Low-Power */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7406 #define USART_CR3_HDSEL ((uint32_t)0x0008) /*!<Half-Duplex Selection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7407 #define USART_CR3_NACK ((uint32_t)0x0010) /*!<Smartcard NACK enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7408 #define USART_CR3_SCEN ((uint32_t)0x0020) /*!<Smartcard mode enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7409 #define USART_CR3_DMAR ((uint32_t)0x0040) /*!<DMA Enable Receiver */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7410 #define USART_CR3_DMAT ((uint32_t)0x0080) /*!<DMA Enable Transmitter */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7411 #define USART_CR3_RTSE ((uint32_t)0x0100) /*!<RTS Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7412 #define USART_CR3_CTSE ((uint32_t)0x0200) /*!<CTS Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7413 #define USART_CR3_CTSIE ((uint32_t)0x0400) /*!<CTS Interrupt Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7414 #define USART_CR3_ONEBIT ((uint32_t)0x0800) /*!<USART One bit method enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7415
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7416 /****************** Bit definition for USART_GTPR register ******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7417 #define USART_GTPR_PSC ((uint32_t)0x00FF) /*!<PSC[7:0] bits (Prescaler value) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7418 #define USART_GTPR_PSC_0 ((uint32_t)0x0001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7419 #define USART_GTPR_PSC_1 ((uint32_t)0x0002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7420 #define USART_GTPR_PSC_2 ((uint32_t)0x0004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7421 #define USART_GTPR_PSC_3 ((uint32_t)0x0008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7422 #define USART_GTPR_PSC_4 ((uint32_t)0x0010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7423 #define USART_GTPR_PSC_5 ((uint32_t)0x0020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7424 #define USART_GTPR_PSC_6 ((uint32_t)0x0040) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7425 #define USART_GTPR_PSC_7 ((uint32_t)0x0080) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7426
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7427 #define USART_GTPR_GT ((uint32_t)0xFF00) /*!<Guard time value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7428
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7429 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7430 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7431 /* Window WATCHDOG */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7432 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7433 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7434 /******************* Bit definition for WWDG_CR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7435 #define WWDG_CR_T ((uint32_t)0x7F) /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7436 #define WWDG_CR_T0 ((uint32_t)0x01) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7437 #define WWDG_CR_T1 ((uint32_t)0x02) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7438 #define WWDG_CR_T2 ((uint32_t)0x04) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7439 #define WWDG_CR_T3 ((uint32_t)0x08) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7440 #define WWDG_CR_T4 ((uint32_t)0x10) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7441 #define WWDG_CR_T5 ((uint32_t)0x20) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7442 #define WWDG_CR_T6 ((uint32_t)0x40) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7443
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7444 #define WWDG_CR_WDGA ((uint32_t)0x80) /*!<Activation bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7445
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7446 /******************* Bit definition for WWDG_CFR register *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7447 #define WWDG_CFR_W ((uint32_t)0x007F) /*!<W[6:0] bits (7-bit window value) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7448 #define WWDG_CFR_W0 ((uint32_t)0x0001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7449 #define WWDG_CFR_W1 ((uint32_t)0x0002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7450 #define WWDG_CFR_W2 ((uint32_t)0x0004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7451 #define WWDG_CFR_W3 ((uint32_t)0x0008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7452 #define WWDG_CFR_W4 ((uint32_t)0x0010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7453 #define WWDG_CFR_W5 ((uint32_t)0x0020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7454 #define WWDG_CFR_W6 ((uint32_t)0x0040) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7455
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7456 #define WWDG_CFR_WDGTB ((uint32_t)0x0180) /*!<WDGTB[1:0] bits (Timer Base) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7457 #define WWDG_CFR_WDGTB0 ((uint32_t)0x0080) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7458 #define WWDG_CFR_WDGTB1 ((uint32_t)0x0100) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7459
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7460 #define WWDG_CFR_EWI ((uint32_t)0x0200) /*!<Early Wakeup Interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7461
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7462 /******************* Bit definition for WWDG_SR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7463 #define WWDG_SR_EWIF ((uint32_t)0x01) /*!<Early Wakeup Interrupt Flag */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7464
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7465
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7466 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7467 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7468 /* DBG */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7469 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7470 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7471 /******************** Bit definition for DBGMCU_IDCODE register *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7472 #define DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7473 #define DBGMCU_IDCODE_REV_ID ((uint32_t)0xFFFF0000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7474
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7475 /******************** Bit definition for DBGMCU_CR register *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7476 #define DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7477 #define DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7478 #define DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7479 #define DBGMCU_CR_TRACE_IOEN ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7480
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7481 #define DBGMCU_CR_TRACE_MODE ((uint32_t)0x000000C0)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7482 #define DBGMCU_CR_TRACE_MODE_0 ((uint32_t)0x00000040)/*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7483 #define DBGMCU_CR_TRACE_MODE_1 ((uint32_t)0x00000080)/*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7484
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7485 /******************** Bit definition for DBGMCU_APB1_FZ register ************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7486 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7487 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7488 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP ((uint32_t)0x00000004)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7489 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP ((uint32_t)0x00000008)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7490 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP ((uint32_t)0x00000010)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7491 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP ((uint32_t)0x00000020)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7492 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP ((uint32_t)0x00000040)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7493 #define DBGMCU_APB1_FZ_DBG_TIM13_STOP ((uint32_t)0x00000080)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7494 #define DBGMCU_APB1_FZ_DBG_TIM14_STOP ((uint32_t)0x00000100)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7495 #define DBGMCU_APB1_FZ_DBG_RTC_STOP ((uint32_t)0x00000400)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7496 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP ((uint32_t)0x00000800)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7497 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP ((uint32_t)0x00001000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7498 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00200000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7499 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00400000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7500 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT ((uint32_t)0x00800000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7501 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP ((uint32_t)0x02000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7502 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP ((uint32_t)0x04000000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7503 /* Old IWDGSTOP bit definition, maintained for legacy purpose */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7504 #define DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7505
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7506 /******************** Bit definition for DBGMCU_APB2_FZ register ************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7507 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP ((uint32_t)0x00000001)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7508 #define DBGMCU_APB2_FZ_DBG_TIM8_STOP ((uint32_t)0x00000002)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7509 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP ((uint32_t)0x00010000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7510 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP ((uint32_t)0x00020000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7511 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP ((uint32_t)0x00040000)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7512
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7513 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7514 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7515 /* Ethernet MAC Registers bits definitions */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7516 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7517 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7518 /* Bit definition for Ethernet MAC Control Register register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7519 #define ETH_MACCR_WD ((uint32_t)0x00800000) /* Watchdog disable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7520 #define ETH_MACCR_JD ((uint32_t)0x00400000) /* Jabber disable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7521 #define ETH_MACCR_IFG ((uint32_t)0x000E0000) /* Inter-frame gap */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7522 #define ETH_MACCR_IFG_96Bit ((uint32_t)0x00000000) /* Minimum IFG between frames during transmission is 96Bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7523 #define ETH_MACCR_IFG_88Bit ((uint32_t)0x00020000) /* Minimum IFG between frames during transmission is 88Bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7524 #define ETH_MACCR_IFG_80Bit ((uint32_t)0x00040000) /* Minimum IFG between frames during transmission is 80Bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7525 #define ETH_MACCR_IFG_72Bit ((uint32_t)0x00060000) /* Minimum IFG between frames during transmission is 72Bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7526 #define ETH_MACCR_IFG_64Bit ((uint32_t)0x00080000) /* Minimum IFG between frames during transmission is 64Bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7527 #define ETH_MACCR_IFG_56Bit ((uint32_t)0x000A0000) /* Minimum IFG between frames during transmission is 56Bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7528 #define ETH_MACCR_IFG_48Bit ((uint32_t)0x000C0000) /* Minimum IFG between frames during transmission is 48Bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7529 #define ETH_MACCR_IFG_40Bit ((uint32_t)0x000E0000) /* Minimum IFG between frames during transmission is 40Bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7530 #define ETH_MACCR_CSD ((uint32_t)0x00010000) /* Carrier sense disable (during transmission) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7531 #define ETH_MACCR_FES ((uint32_t)0x00004000) /* Fast ethernet speed */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7532 #define ETH_MACCR_ROD ((uint32_t)0x00002000) /* Receive own disable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7533 #define ETH_MACCR_LM ((uint32_t)0x00001000) /* loopback mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7534 #define ETH_MACCR_DM ((uint32_t)0x00000800) /* Duplex mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7535 #define ETH_MACCR_IPCO ((uint32_t)0x00000400) /* IP Checksum offload */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7536 #define ETH_MACCR_RD ((uint32_t)0x00000200) /* Retry disable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7537 #define ETH_MACCR_APCS ((uint32_t)0x00000080) /* Automatic Pad/CRC stripping */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7538 #define ETH_MACCR_BL ((uint32_t)0x00000060) /* Back-off limit: random integer number (r) of slot time delays before rescheduling
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7539 a transmission attempt during retries after a collision: 0 =< r <2^k */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7540 #define ETH_MACCR_BL_10 ((uint32_t)0x00000000) /* k = min (n, 10) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7541 #define ETH_MACCR_BL_8 ((uint32_t)0x00000020) /* k = min (n, 8) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7542 #define ETH_MACCR_BL_4 ((uint32_t)0x00000040) /* k = min (n, 4) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7543 #define ETH_MACCR_BL_1 ((uint32_t)0x00000060) /* k = min (n, 1) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7544 #define ETH_MACCR_DC ((uint32_t)0x00000010) /* Defferal check */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7545 #define ETH_MACCR_TE ((uint32_t)0x00000008) /* Transmitter enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7546 #define ETH_MACCR_RE ((uint32_t)0x00000004) /* Receiver enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7547
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7548 /* Bit definition for Ethernet MAC Frame Filter Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7549 #define ETH_MACFFR_RA ((uint32_t)0x80000000) /* Receive all */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7550 #define ETH_MACFFR_HPF ((uint32_t)0x00000400) /* Hash or perfect filter */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7551 #define ETH_MACFFR_SAF ((uint32_t)0x00000200) /* Source address filter enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7552 #define ETH_MACFFR_SAIF ((uint32_t)0x00000100) /* SA inverse filtering */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7553 #define ETH_MACFFR_PCF ((uint32_t)0x000000C0) /* Pass control frames: 3 cases */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7554 #define ETH_MACFFR_PCF_BlockAll ((uint32_t)0x00000040) /* MAC filters all control frames from reaching the application */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7555 #define ETH_MACFFR_PCF_ForwardAll ((uint32_t)0x00000080) /* MAC forwards all control frames to application even if they fail the Address Filter */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7556 #define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x000000C0) /* MAC forwards control frames that pass the Address Filter. */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7557 #define ETH_MACFFR_BFD ((uint32_t)0x00000020) /* Broadcast frame disable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7558 #define ETH_MACFFR_PAM ((uint32_t)0x00000010) /* Pass all mutlicast */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7559 #define ETH_MACFFR_DAIF ((uint32_t)0x00000008) /* DA Inverse filtering */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7560 #define ETH_MACFFR_HM ((uint32_t)0x00000004) /* Hash multicast */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7561 #define ETH_MACFFR_HU ((uint32_t)0x00000002) /* Hash unicast */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7562 #define ETH_MACFFR_PM ((uint32_t)0x00000001) /* Promiscuous mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7563
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7564 /* Bit definition for Ethernet MAC Hash Table High Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7565 #define ETH_MACHTHR_HTH ((uint32_t)0xFFFFFFFF) /* Hash table high */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7566
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7567 /* Bit definition for Ethernet MAC Hash Table Low Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7568 #define ETH_MACHTLR_HTL ((uint32_t)0xFFFFFFFF) /* Hash table low */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7569
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7570 /* Bit definition for Ethernet MAC MII Address Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7571 #define ETH_MACMIIAR_PA ((uint32_t)0x0000F800) /* Physical layer address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7572 #define ETH_MACMIIAR_MR ((uint32_t)0x000007C0) /* MII register in the selected PHY */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7573 #define ETH_MACMIIAR_CR ((uint32_t)0x0000001C) /* CR clock range: 6 cases */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7574 #define ETH_MACMIIAR_CR_Div42 ((uint32_t)0x00000000) /* HCLK:60-100 MHz; MDC clock= HCLK/42 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7575 #define ETH_MACMIIAR_CR_Div62 ((uint32_t)0x00000004) /* HCLK:100-150 MHz; MDC clock= HCLK/62 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7576 #define ETH_MACMIIAR_CR_Div16 ((uint32_t)0x00000008) /* HCLK:20-35 MHz; MDC clock= HCLK/16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7577 #define ETH_MACMIIAR_CR_Div26 ((uint32_t)0x0000000C) /* HCLK:35-60 MHz; MDC clock= HCLK/26 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7578 #define ETH_MACMIIAR_CR_Div102 ((uint32_t)0x00000010) /* HCLK:150-168 MHz; MDC clock= HCLK/102 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7579 #define ETH_MACMIIAR_MW ((uint32_t)0x00000002) /* MII write */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7580 #define ETH_MACMIIAR_MB ((uint32_t)0x00000001) /* MII busy */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7581
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7582 /* Bit definition for Ethernet MAC MII Data Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7583 #define ETH_MACMIIDR_MD ((uint32_t)0x0000FFFF) /* MII data: read/write data from/to PHY */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7584
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7585 /* Bit definition for Ethernet MAC Flow Control Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7586 #define ETH_MACFCR_PT ((uint32_t)0xFFFF0000) /* Pause time */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7587 #define ETH_MACFCR_ZQPD ((uint32_t)0x00000080) /* Zero-quanta pause disable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7588 #define ETH_MACFCR_PLT ((uint32_t)0x00000030) /* Pause low threshold: 4 cases */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7589 #define ETH_MACFCR_PLT_Minus4 ((uint32_t)0x00000000) /* Pause time minus 4 slot times */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7590 #define ETH_MACFCR_PLT_Minus28 ((uint32_t)0x00000010) /* Pause time minus 28 slot times */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7591 #define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020) /* Pause time minus 144 slot times */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7592 #define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030) /* Pause time minus 256 slot times */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7593 #define ETH_MACFCR_UPFD ((uint32_t)0x00000008) /* Unicast pause frame detect */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7594 #define ETH_MACFCR_RFCE ((uint32_t)0x00000004) /* Receive flow control enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7595 #define ETH_MACFCR_TFCE ((uint32_t)0x00000002) /* Transmit flow control enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7596 #define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001) /* Flow control busy/backpressure activate */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7597
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7598 /* Bit definition for Ethernet MAC VLAN Tag Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7599 #define ETH_MACVLANTR_VLANTC ((uint32_t)0x00010000) /* 12-bit VLAN tag comparison */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7600 #define ETH_MACVLANTR_VLANTI ((uint32_t)0x0000FFFF) /* VLAN tag identifier (for receive frames) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7601
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7602 /* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7603 #define ETH_MACRWUFFR_D ((uint32_t)0xFFFFFFFF) /* Wake-up frame filter register data */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7604 /* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7605 Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7606 /* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7607 Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7608 Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7609 Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7610 Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command -
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7611 RSVD - Filter1 Command - RSVD - Filter0 Command
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7612 Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7613 Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7614 Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7615
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7616 /* Bit definition for Ethernet MAC PMT Control and Status Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7617 #define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000) /* Wake-Up Frame Filter Register Pointer Reset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7618 #define ETH_MACPMTCSR_GU ((uint32_t)0x00000200) /* Global Unicast */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7619 #define ETH_MACPMTCSR_WFR ((uint32_t)0x00000040) /* Wake-Up Frame Received */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7620 #define ETH_MACPMTCSR_MPR ((uint32_t)0x00000020) /* Magic Packet Received */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7621 #define ETH_MACPMTCSR_WFE ((uint32_t)0x00000004) /* Wake-Up Frame Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7622 #define ETH_MACPMTCSR_MPE ((uint32_t)0x00000002) /* Magic Packet Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7623 #define ETH_MACPMTCSR_PD ((uint32_t)0x00000001) /* Power Down */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7624
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7625 /* Bit definition for Ethernet MAC Status Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7626 #define ETH_MACSR_TSTS ((uint32_t)0x00000200) /* Time stamp trigger status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7627 #define ETH_MACSR_MMCTS ((uint32_t)0x00000040) /* MMC transmit status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7628 #define ETH_MACSR_MMMCRS ((uint32_t)0x00000020) /* MMC receive status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7629 #define ETH_MACSR_MMCS ((uint32_t)0x00000010) /* MMC status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7630 #define ETH_MACSR_PMTS ((uint32_t)0x00000008) /* PMT status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7631
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7632 /* Bit definition for Ethernet MAC Interrupt Mask Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7633 #define ETH_MACIMR_TSTIM ((uint32_t)0x00000200) /* Time stamp trigger interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7634 #define ETH_MACIMR_PMTIM ((uint32_t)0x00000008) /* PMT interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7635
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7636 /* Bit definition for Ethernet MAC Address0 High Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7637 #define ETH_MACA0HR_MACA0H ((uint32_t)0x0000FFFF) /* MAC address0 high */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7638
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7639 /* Bit definition for Ethernet MAC Address0 Low Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7640 #define ETH_MACA0LR_MACA0L ((uint32_t)0xFFFFFFFF) /* MAC address0 low */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7641
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7642 /* Bit definition for Ethernet MAC Address1 High Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7643 #define ETH_MACA1HR_AE ((uint32_t)0x80000000) /* Address enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7644 #define ETH_MACA1HR_SA ((uint32_t)0x40000000) /* Source address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7645 #define ETH_MACA1HR_MBC ((uint32_t)0x3F000000) /* Mask byte control: bits to mask for comparison of the MAC Address bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7646 #define ETH_MACA1HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7647 #define ETH_MACA1HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7648 #define ETH_MACA1HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7649 #define ETH_MACA1HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7650 #define ETH_MACA1HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7651 #define ETH_MACA1HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [7:0] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7652 #define ETH_MACA1HR_MACA1H ((uint32_t)0x0000FFFF) /* MAC address1 high */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7653
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7654 /* Bit definition for Ethernet MAC Address1 Low Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7655 #define ETH_MACA1LR_MACA1L ((uint32_t)0xFFFFFFFF) /* MAC address1 low */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7656
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7657 /* Bit definition for Ethernet MAC Address2 High Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7658 #define ETH_MACA2HR_AE ((uint32_t)0x80000000) /* Address enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7659 #define ETH_MACA2HR_SA ((uint32_t)0x40000000) /* Source address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7660 #define ETH_MACA2HR_MBC ((uint32_t)0x3F000000) /* Mask byte control */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7661 #define ETH_MACA2HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7662 #define ETH_MACA2HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7663 #define ETH_MACA2HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7664 #define ETH_MACA2HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7665 #define ETH_MACA2HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7666 #define ETH_MACA2HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7667 #define ETH_MACA2HR_MACA2H ((uint32_t)0x0000FFFF) /* MAC address1 high */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7668
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7669 /* Bit definition for Ethernet MAC Address2 Low Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7670 #define ETH_MACA2LR_MACA2L ((uint32_t)0xFFFFFFFF) /* MAC address2 low */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7671
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7672 /* Bit definition for Ethernet MAC Address3 High Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7673 #define ETH_MACA3HR_AE ((uint32_t)0x80000000) /* Address enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7674 #define ETH_MACA3HR_SA ((uint32_t)0x40000000) /* Source address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7675 #define ETH_MACA3HR_MBC ((uint32_t)0x3F000000) /* Mask byte control */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7676 #define ETH_MACA3HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7677 #define ETH_MACA3HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7678 #define ETH_MACA3HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7679 #define ETH_MACA3HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7680 #define ETH_MACA3HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7681 #define ETH_MACA3HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70] */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7682 #define ETH_MACA3HR_MACA3H ((uint32_t)0x0000FFFF) /* MAC address3 high */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7683
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7684 /* Bit definition for Ethernet MAC Address3 Low Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7685 #define ETH_MACA3LR_MACA3L ((uint32_t)0xFFFFFFFF) /* MAC address3 low */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7686
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7687 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7688 /* Ethernet MMC Registers bits definition */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7689 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7690
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7691 /* Bit definition for Ethernet MMC Contol Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7692 #define ETH_MMCCR_MCFHP ((uint32_t)0x00000020) /* MMC counter Full-Half preset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7693 #define ETH_MMCCR_MCP ((uint32_t)0x00000010) /* MMC counter preset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7694 #define ETH_MMCCR_MCF ((uint32_t)0x00000008) /* MMC Counter Freeze */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7695 #define ETH_MMCCR_ROR ((uint32_t)0x00000004) /* Reset on Read */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7696 #define ETH_MMCCR_CSR ((uint32_t)0x00000002) /* Counter Stop Rollover */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7697 #define ETH_MMCCR_CR ((uint32_t)0x00000001) /* Counters Reset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7698
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7699 /* Bit definition for Ethernet MMC Receive Interrupt Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7700 #define ETH_MMCRIR_RGUFS ((uint32_t)0x00020000) /* Set when Rx good unicast frames counter reaches half the maximum value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7701 #define ETH_MMCRIR_RFAES ((uint32_t)0x00000040) /* Set when Rx alignment error counter reaches half the maximum value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7702 #define ETH_MMCRIR_RFCES ((uint32_t)0x00000020) /* Set when Rx crc error counter reaches half the maximum value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7703
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7704 /* Bit definition for Ethernet MMC Transmit Interrupt Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7705 #define ETH_MMCTIR_TGFS ((uint32_t)0x00200000) /* Set when Tx good frame count counter reaches half the maximum value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7706 #define ETH_MMCTIR_TGFMSCS ((uint32_t)0x00008000) /* Set when Tx good multi col counter reaches half the maximum value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7707 #define ETH_MMCTIR_TGFSCS ((uint32_t)0x00004000) /* Set when Tx good single col counter reaches half the maximum value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7708
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7709 /* Bit definition for Ethernet MMC Receive Interrupt Mask Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7710 #define ETH_MMCRIMR_RGUFM ((uint32_t)0x00020000) /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7711 #define ETH_MMCRIMR_RFAEM ((uint32_t)0x00000040) /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7712 #define ETH_MMCRIMR_RFCEM ((uint32_t)0x00000020) /* Mask the interrupt when Rx crc error counter reaches half the maximum value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7713
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7714 /* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7715 #define ETH_MMCTIMR_TGFM ((uint32_t)0x00200000) /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7716 #define ETH_MMCTIMR_TGFMSCM ((uint32_t)0x00008000) /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7717 #define ETH_MMCTIMR_TGFSCM ((uint32_t)0x00004000) /* Mask the interrupt when Tx good single col counter reaches half the maximum value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7718
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7719 /* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7720 #define ETH_MMCTGFSCCR_TGFSCC ((uint32_t)0xFFFFFFFF) /* Number of successfully transmitted frames after a single collision in Half-duplex mode. */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7721
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7722 /* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7723 #define ETH_MMCTGFMSCCR_TGFMSCC ((uint32_t)0xFFFFFFFF) /* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7724
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7725 /* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7726 #define ETH_MMCTGFCR_TGFC ((uint32_t)0xFFFFFFFF) /* Number of good frames transmitted. */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7727
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7728 /* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7729 #define ETH_MMCRFCECR_RFCEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with CRC error. */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7730
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7731 /* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7732 #define ETH_MMCRFAECR_RFAEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with alignment (dribble) error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7733
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7734 /* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7735 #define ETH_MMCRGUFCR_RGUFC ((uint32_t)0xFFFFFFFF) /* Number of good unicast frames received. */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7736
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7737 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7738 /* Ethernet PTP Registers bits definition */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7739 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7740
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7741 /* Bit definition for Ethernet PTP Time Stamp Contol Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7742 #define ETH_PTPTSCR_TSCNT ((uint32_t)0x00030000) /* Time stamp clock node type */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7743 #define ETH_PTPTSSR_TSSMRME ((uint32_t)0x00008000) /* Time stamp snapshot for message relevant to master enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7744 #define ETH_PTPTSSR_TSSEME ((uint32_t)0x00004000) /* Time stamp snapshot for event message enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7745 #define ETH_PTPTSSR_TSSIPV4FE ((uint32_t)0x00002000) /* Time stamp snapshot for IPv4 frames enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7746 #define ETH_PTPTSSR_TSSIPV6FE ((uint32_t)0x00001000) /* Time stamp snapshot for IPv6 frames enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7747 #define ETH_PTPTSSR_TSSPTPOEFE ((uint32_t)0x00000800) /* Time stamp snapshot for PTP over ethernet frames enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7748 #define ETH_PTPTSSR_TSPTPPSV2E ((uint32_t)0x00000400) /* Time stamp PTP packet snooping for version2 format enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7749 #define ETH_PTPTSSR_TSSSR ((uint32_t)0x00000200) /* Time stamp Sub-seconds rollover */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7750 #define ETH_PTPTSSR_TSSARFE ((uint32_t)0x00000100) /* Time stamp snapshot for all received frames enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7751
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7752 #define ETH_PTPTSCR_TSARU ((uint32_t)0x00000020) /* Addend register update */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7753 #define ETH_PTPTSCR_TSITE ((uint32_t)0x00000010) /* Time stamp interrupt trigger enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7754 #define ETH_PTPTSCR_TSSTU ((uint32_t)0x00000008) /* Time stamp update */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7755 #define ETH_PTPTSCR_TSSTI ((uint32_t)0x00000004) /* Time stamp initialize */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7756 #define ETH_PTPTSCR_TSFCU ((uint32_t)0x00000002) /* Time stamp fine or coarse update */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7757 #define ETH_PTPTSCR_TSE ((uint32_t)0x00000001) /* Time stamp enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7758
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7759 /* Bit definition for Ethernet PTP Sub-Second Increment Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7760 #define ETH_PTPSSIR_STSSI ((uint32_t)0x000000FF) /* System time Sub-second increment value */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7761
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7762 /* Bit definition for Ethernet PTP Time Stamp High Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7763 #define ETH_PTPTSHR_STS ((uint32_t)0xFFFFFFFF) /* System Time second */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7764
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7765 /* Bit definition for Ethernet PTP Time Stamp Low Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7766 #define ETH_PTPTSLR_STPNS ((uint32_t)0x80000000) /* System Time Positive or negative time */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7767 #define ETH_PTPTSLR_STSS ((uint32_t)0x7FFFFFFF) /* System Time sub-seconds */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7768
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7769 /* Bit definition for Ethernet PTP Time Stamp High Update Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7770 #define ETH_PTPTSHUR_TSUS ((uint32_t)0xFFFFFFFF) /* Time stamp update seconds */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7771
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7772 /* Bit definition for Ethernet PTP Time Stamp Low Update Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7773 #define ETH_PTPTSLUR_TSUPNS ((uint32_t)0x80000000) /* Time stamp update Positive or negative time */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7774 #define ETH_PTPTSLUR_TSUSS ((uint32_t)0x7FFFFFFF) /* Time stamp update sub-seconds */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7775
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7776 /* Bit definition for Ethernet PTP Time Stamp Addend Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7777 #define ETH_PTPTSAR_TSA ((uint32_t)0xFFFFFFFF) /* Time stamp addend */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7778
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7779 /* Bit definition for Ethernet PTP Target Time High Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7780 #define ETH_PTPTTHR_TTSH ((uint32_t)0xFFFFFFFF) /* Target time stamp high */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7781
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7782 /* Bit definition for Ethernet PTP Target Time Low Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7783 #define ETH_PTPTTLR_TTSL ((uint32_t)0xFFFFFFFF) /* Target time stamp low */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7784
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7785 /* Bit definition for Ethernet PTP Time Stamp Status Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7786 #define ETH_PTPTSSR_TSTTR ((uint32_t)0x00000020) /* Time stamp target time reached */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7787 #define ETH_PTPTSSR_TSSO ((uint32_t)0x00000010) /* Time stamp seconds overflow */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7788
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7789 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7790 /* Ethernet DMA Registers bits definition */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7791 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7792
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7793 /* Bit definition for Ethernet DMA Bus Mode Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7794 #define ETH_DMABMR_AAB ((uint32_t)0x02000000) /* Address-Aligned beats */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7795 #define ETH_DMABMR_FPM ((uint32_t)0x01000000) /* 4xPBL mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7796 #define ETH_DMABMR_USP ((uint32_t)0x00800000) /* Use separate PBL */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7797 #define ETH_DMABMR_RDP ((uint32_t)0x007E0000) /* RxDMA PBL */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7798 #define ETH_DMABMR_RDP_1Beat ((uint32_t)0x00020000) /* maximum number of beats to be transferred in one RxDMA transaction is 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7799 #define ETH_DMABMR_RDP_2Beat ((uint32_t)0x00040000) /* maximum number of beats to be transferred in one RxDMA transaction is 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7800 #define ETH_DMABMR_RDP_4Beat ((uint32_t)0x00080000) /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7801 #define ETH_DMABMR_RDP_8Beat ((uint32_t)0x00100000) /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7802 #define ETH_DMABMR_RDP_16Beat ((uint32_t)0x00200000) /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7803 #define ETH_DMABMR_RDP_32Beat ((uint32_t)0x00400000) /* maximum number of beats to be transferred in one RxDMA transaction is 32 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7804 #define ETH_DMABMR_RDP_4xPBL_4Beat ((uint32_t)0x01020000) /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7805 #define ETH_DMABMR_RDP_4xPBL_8Beat ((uint32_t)0x01040000) /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7806 #define ETH_DMABMR_RDP_4xPBL_16Beat ((uint32_t)0x01080000) /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7807 #define ETH_DMABMR_RDP_4xPBL_32Beat ((uint32_t)0x01100000) /* maximum number of beats to be transferred in one RxDMA transaction is 32 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7808 #define ETH_DMABMR_RDP_4xPBL_64Beat ((uint32_t)0x01200000) /* maximum number of beats to be transferred in one RxDMA transaction is 64 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7809 #define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000) /* maximum number of beats to be transferred in one RxDMA transaction is 128 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7810 #define ETH_DMABMR_FB ((uint32_t)0x00010000) /* Fixed Burst */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7811 #define ETH_DMABMR_RTPR ((uint32_t)0x0000C000) /* Rx Tx priority ratio */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7812 #define ETH_DMABMR_RTPR_1_1 ((uint32_t)0x00000000) /* Rx Tx priority ratio */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7813 #define ETH_DMABMR_RTPR_2_1 ((uint32_t)0x00004000) /* Rx Tx priority ratio */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7814 #define ETH_DMABMR_RTPR_3_1 ((uint32_t)0x00008000) /* Rx Tx priority ratio */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7815 #define ETH_DMABMR_RTPR_4_1 ((uint32_t)0x0000C000) /* Rx Tx priority ratio */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7816 #define ETH_DMABMR_PBL ((uint32_t)0x00003F00) /* Programmable burst length */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7817 #define ETH_DMABMR_PBL_1Beat ((uint32_t)0x00000100) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7818 #define ETH_DMABMR_PBL_2Beat ((uint32_t)0x00000200) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7819 #define ETH_DMABMR_PBL_4Beat ((uint32_t)0x00000400) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7820 #define ETH_DMABMR_PBL_8Beat ((uint32_t)0x00000800) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7821 #define ETH_DMABMR_PBL_16Beat ((uint32_t)0x00001000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7822 #define ETH_DMABMR_PBL_32Beat ((uint32_t)0x00002000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7823 #define ETH_DMABMR_PBL_4xPBL_4Beat ((uint32_t)0x01000100) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7824 #define ETH_DMABMR_PBL_4xPBL_8Beat ((uint32_t)0x01000200) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7825 #define ETH_DMABMR_PBL_4xPBL_16Beat ((uint32_t)0x01000400) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7826 #define ETH_DMABMR_PBL_4xPBL_32Beat ((uint32_t)0x01000800) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7827 #define ETH_DMABMR_PBL_4xPBL_64Beat ((uint32_t)0x01001000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7828 #define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7829 #define ETH_DMABMR_EDE ((uint32_t)0x00000080) /* Enhanced Descriptor Enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7830 #define ETH_DMABMR_DSL ((uint32_t)0x0000007C) /* Descriptor Skip Length */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7831 #define ETH_DMABMR_DA ((uint32_t)0x00000002) /* DMA arbitration scheme */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7832 #define ETH_DMABMR_SR ((uint32_t)0x00000001) /* Software reset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7833
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7834 /* Bit definition for Ethernet DMA Transmit Poll Demand Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7835 #define ETH_DMATPDR_TPD ((uint32_t)0xFFFFFFFF) /* Transmit poll demand */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7836
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7837 /* Bit definition for Ethernet DMA Receive Poll Demand Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7838 #define ETH_DMARPDR_RPD ((uint32_t)0xFFFFFFFF) /* Receive poll demand */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7839
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7840 /* Bit definition for Ethernet DMA Receive Descriptor List Address Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7841 #define ETH_DMARDLAR_SRL ((uint32_t)0xFFFFFFFF) /* Start of receive list */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7842
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7843 /* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7844 #define ETH_DMATDLAR_STL ((uint32_t)0xFFFFFFFF) /* Start of transmit list */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7845
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7846 /* Bit definition for Ethernet DMA Status Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7847 #define ETH_DMASR_TSTS ((uint32_t)0x20000000) /* Time-stamp trigger status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7848 #define ETH_DMASR_PMTS ((uint32_t)0x10000000) /* PMT status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7849 #define ETH_DMASR_MMCS ((uint32_t)0x08000000) /* MMC status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7850 #define ETH_DMASR_EBS ((uint32_t)0x03800000) /* Error bits status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7851 /* combination with EBS[2:0] for GetFlagStatus function */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7852 #define ETH_DMASR_EBS_DescAccess ((uint32_t)0x02000000) /* Error bits 0-data buffer, 1-desc. access */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7853 #define ETH_DMASR_EBS_ReadTransf ((uint32_t)0x01000000) /* Error bits 0-write trnsf, 1-read transfr */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7854 #define ETH_DMASR_EBS_DataTransfTx ((uint32_t)0x00800000) /* Error bits 0-Rx DMA, 1-Tx DMA */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7855 #define ETH_DMASR_TPS ((uint32_t)0x00700000) /* Transmit process state */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7856 #define ETH_DMASR_TPS_Stopped ((uint32_t)0x00000000) /* Stopped - Reset or Stop Tx Command issued */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7857 #define ETH_DMASR_TPS_Fetching ((uint32_t)0x00100000) /* Running - fetching the Tx descriptor */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7858 #define ETH_DMASR_TPS_Waiting ((uint32_t)0x00200000) /* Running - waiting for status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7859 #define ETH_DMASR_TPS_Reading ((uint32_t)0x00300000) /* Running - reading the data from host memory */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7860 #define ETH_DMASR_TPS_Suspended ((uint32_t)0x00600000) /* Suspended - Tx Descriptor unavailabe */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7861 #define ETH_DMASR_TPS_Closing ((uint32_t)0x00700000) /* Running - closing Rx descriptor */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7862 #define ETH_DMASR_RPS ((uint32_t)0x000E0000) /* Receive process state */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7863 #define ETH_DMASR_RPS_Stopped ((uint32_t)0x00000000) /* Stopped - Reset or Stop Rx Command issued */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7864 #define ETH_DMASR_RPS_Fetching ((uint32_t)0x00020000) /* Running - fetching the Rx descriptor */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7865 #define ETH_DMASR_RPS_Waiting ((uint32_t)0x00060000) /* Running - waiting for packet */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7866 #define ETH_DMASR_RPS_Suspended ((uint32_t)0x00080000) /* Suspended - Rx Descriptor unavailable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7867 #define ETH_DMASR_RPS_Closing ((uint32_t)0x000A0000) /* Running - closing descriptor */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7868 #define ETH_DMASR_RPS_Queuing ((uint32_t)0x000E0000) /* Running - queuing the recieve frame into host memory */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7869 #define ETH_DMASR_NIS ((uint32_t)0x00010000) /* Normal interrupt summary */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7870 #define ETH_DMASR_AIS ((uint32_t)0x00008000) /* Abnormal interrupt summary */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7871 #define ETH_DMASR_ERS ((uint32_t)0x00004000) /* Early receive status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7872 #define ETH_DMASR_FBES ((uint32_t)0x00002000) /* Fatal bus error status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7873 #define ETH_DMASR_ETS ((uint32_t)0x00000400) /* Early transmit status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7874 #define ETH_DMASR_RWTS ((uint32_t)0x00000200) /* Receive watchdog timeout status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7875 #define ETH_DMASR_RPSS ((uint32_t)0x00000100) /* Receive process stopped status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7876 #define ETH_DMASR_RBUS ((uint32_t)0x00000080) /* Receive buffer unavailable status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7877 #define ETH_DMASR_RS ((uint32_t)0x00000040) /* Receive status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7878 #define ETH_DMASR_TUS ((uint32_t)0x00000020) /* Transmit underflow status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7879 #define ETH_DMASR_ROS ((uint32_t)0x00000010) /* Receive overflow status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7880 #define ETH_DMASR_TJTS ((uint32_t)0x00000008) /* Transmit jabber timeout status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7881 #define ETH_DMASR_TBUS ((uint32_t)0x00000004) /* Transmit buffer unavailable status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7882 #define ETH_DMASR_TPSS ((uint32_t)0x00000002) /* Transmit process stopped status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7883 #define ETH_DMASR_TS ((uint32_t)0x00000001) /* Transmit status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7884
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7885 /* Bit definition for Ethernet DMA Operation Mode Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7886 #define ETH_DMAOMR_DTCEFD ((uint32_t)0x04000000) /* Disable Dropping of TCP/IP checksum error frames */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7887 #define ETH_DMAOMR_RSF ((uint32_t)0x02000000) /* Receive store and forward */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7888 #define ETH_DMAOMR_DFRF ((uint32_t)0x01000000) /* Disable flushing of received frames */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7889 #define ETH_DMAOMR_TSF ((uint32_t)0x00200000) /* Transmit store and forward */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7890 #define ETH_DMAOMR_FTF ((uint32_t)0x00100000) /* Flush transmit FIFO */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7891 #define ETH_DMAOMR_TTC ((uint32_t)0x0001C000) /* Transmit threshold control */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7892 #define ETH_DMAOMR_TTC_64Bytes ((uint32_t)0x00000000) /* threshold level of the MTL Transmit FIFO is 64 Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7893 #define ETH_DMAOMR_TTC_128Bytes ((uint32_t)0x00004000) /* threshold level of the MTL Transmit FIFO is 128 Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7894 #define ETH_DMAOMR_TTC_192Bytes ((uint32_t)0x00008000) /* threshold level of the MTL Transmit FIFO is 192 Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7895 #define ETH_DMAOMR_TTC_256Bytes ((uint32_t)0x0000C000) /* threshold level of the MTL Transmit FIFO is 256 Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7896 #define ETH_DMAOMR_TTC_40Bytes ((uint32_t)0x00010000) /* threshold level of the MTL Transmit FIFO is 40 Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7897 #define ETH_DMAOMR_TTC_32Bytes ((uint32_t)0x00014000) /* threshold level of the MTL Transmit FIFO is 32 Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7898 #define ETH_DMAOMR_TTC_24Bytes ((uint32_t)0x00018000) /* threshold level of the MTL Transmit FIFO is 24 Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7899 #define ETH_DMAOMR_TTC_16Bytes ((uint32_t)0x0001C000) /* threshold level of the MTL Transmit FIFO is 16 Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7900 #define ETH_DMAOMR_ST ((uint32_t)0x00002000) /* Start/stop transmission command */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7901 #define ETH_DMAOMR_FEF ((uint32_t)0x00000080) /* Forward error frames */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7902 #define ETH_DMAOMR_FUGF ((uint32_t)0x00000040) /* Forward undersized good frames */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7903 #define ETH_DMAOMR_RTC ((uint32_t)0x00000018) /* receive threshold control */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7904 #define ETH_DMAOMR_RTC_64Bytes ((uint32_t)0x00000000) /* threshold level of the MTL Receive FIFO is 64 Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7905 #define ETH_DMAOMR_RTC_32Bytes ((uint32_t)0x00000008) /* threshold level of the MTL Receive FIFO is 32 Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7906 #define ETH_DMAOMR_RTC_96Bytes ((uint32_t)0x00000010) /* threshold level of the MTL Receive FIFO is 96 Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7907 #define ETH_DMAOMR_RTC_128Bytes ((uint32_t)0x00000018) /* threshold level of the MTL Receive FIFO is 128 Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7908 #define ETH_DMAOMR_OSF ((uint32_t)0x00000004) /* operate on second frame */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7909 #define ETH_DMAOMR_SR ((uint32_t)0x00000002) /* Start/stop receive */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7910
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7911 /* Bit definition for Ethernet DMA Interrupt Enable Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7912 #define ETH_DMAIER_NISE ((uint32_t)0x00010000) /* Normal interrupt summary enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7913 #define ETH_DMAIER_AISE ((uint32_t)0x00008000) /* Abnormal interrupt summary enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7914 #define ETH_DMAIER_ERIE ((uint32_t)0x00004000) /* Early receive interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7915 #define ETH_DMAIER_FBEIE ((uint32_t)0x00002000) /* Fatal bus error interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7916 #define ETH_DMAIER_ETIE ((uint32_t)0x00000400) /* Early transmit interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7917 #define ETH_DMAIER_RWTIE ((uint32_t)0x00000200) /* Receive watchdog timeout interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7918 #define ETH_DMAIER_RPSIE ((uint32_t)0x00000100) /* Receive process stopped interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7919 #define ETH_DMAIER_RBUIE ((uint32_t)0x00000080) /* Receive buffer unavailable interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7920 #define ETH_DMAIER_RIE ((uint32_t)0x00000040) /* Receive interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7921 #define ETH_DMAIER_TUIE ((uint32_t)0x00000020) /* Transmit Underflow interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7922 #define ETH_DMAIER_ROIE ((uint32_t)0x00000010) /* Receive Overflow interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7923 #define ETH_DMAIER_TJTIE ((uint32_t)0x00000008) /* Transmit jabber timeout interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7924 #define ETH_DMAIER_TBUIE ((uint32_t)0x00000004) /* Transmit buffer unavailable interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7925 #define ETH_DMAIER_TPSIE ((uint32_t)0x00000002) /* Transmit process stopped interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7926 #define ETH_DMAIER_TIE ((uint32_t)0x00000001) /* Transmit interrupt enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7927
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7928 /* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7929 #define ETH_DMAMFBOCR_OFOC ((uint32_t)0x10000000) /* Overflow bit for FIFO overflow counter */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7930 #define ETH_DMAMFBOCR_MFA ((uint32_t)0x0FFE0000) /* Number of frames missed by the application */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7931 #define ETH_DMAMFBOCR_OMFC ((uint32_t)0x00010000) /* Overflow bit for missed frame counter */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7932 #define ETH_DMAMFBOCR_MFC ((uint32_t)0x0000FFFF) /* Number of frames missed by the controller */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7933
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7934 /* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7935 #define ETH_DMACHTDR_HTDAP ((uint32_t)0xFFFFFFFF) /* Host transmit descriptor address pointer */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7936
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7937 /* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7938 #define ETH_DMACHRDR_HRDAP ((uint32_t)0xFFFFFFFF) /* Host receive descriptor address pointer */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7939
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7940 /* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7941 #define ETH_DMACHTBAR_HTBAP ((uint32_t)0xFFFFFFFF) /* Host transmit buffer address pointer */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7942
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7943 /* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7944 #define ETH_DMACHRBAR_HRBAP ((uint32_t)0xFFFFFFFF) /* Host receive buffer address pointer */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7945
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7946 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7947 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7948 /* USB_OTG */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7949 /* */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7950 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7951 /******************** Bit definition forUSB_OTG_GOTGCTL register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7952 #define USB_OTG_GOTGCTL_SRQSCS ((uint32_t)0x00000001) /*!< Session request success */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7953 #define USB_OTG_GOTGCTL_SRQ ((uint32_t)0x00000002) /*!< Session request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7954 #define USB_OTG_GOTGCTL_HNGSCS ((uint32_t)0x00000100) /*!< Host negotiation success */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7955 #define USB_OTG_GOTGCTL_HNPRQ ((uint32_t)0x00000200) /*!< HNP request */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7956 #define USB_OTG_GOTGCTL_HSHNPEN ((uint32_t)0x00000400) /*!< Host set HNP enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7957 #define USB_OTG_GOTGCTL_DHNPEN ((uint32_t)0x00000800) /*!< Device HNP enabled */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7958 #define USB_OTG_GOTGCTL_CIDSTS ((uint32_t)0x00010000) /*!< Connector ID status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7959 #define USB_OTG_GOTGCTL_DBCT ((uint32_t)0x00020000) /*!< Long/short debounce time */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7960 #define USB_OTG_GOTGCTL_ASVLD ((uint32_t)0x00040000) /*!< A-session valid */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7961 #define USB_OTG_GOTGCTL_BSVLD ((uint32_t)0x00080000) /*!< B-session valid */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7962
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7963 /******************** Bit definition forUSB_OTG_HCFG register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7964
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7965 #define USB_OTG_HCFG_FSLSPCS ((uint32_t)0x00000003) /*!< FS/LS PHY clock select */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7966 #define USB_OTG_HCFG_FSLSPCS_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7967 #define USB_OTG_HCFG_FSLSPCS_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7968 #define USB_OTG_HCFG_FSLSS ((uint32_t)0x00000004) /*!< FS- and LS-only support */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7969
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7970 /******************** Bit definition forUSB_OTG_DCFG register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7971
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7972 #define USB_OTG_DCFG_DSPD ((uint32_t)0x00000003) /*!< Device speed */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7973 #define USB_OTG_DCFG_DSPD_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7974 #define USB_OTG_DCFG_DSPD_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7975 #define USB_OTG_DCFG_NZLSOHSK ((uint32_t)0x00000004) /*!< Nonzero-length status OUT handshake */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7976
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7977 #define USB_OTG_DCFG_DAD ((uint32_t)0x000007F0) /*!< Device address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7978 #define USB_OTG_DCFG_DAD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7979 #define USB_OTG_DCFG_DAD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7980 #define USB_OTG_DCFG_DAD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7981 #define USB_OTG_DCFG_DAD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7982 #define USB_OTG_DCFG_DAD_4 ((uint32_t)0x00000100) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7983 #define USB_OTG_DCFG_DAD_5 ((uint32_t)0x00000200) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7984 #define USB_OTG_DCFG_DAD_6 ((uint32_t)0x00000400) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7985
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7986 #define USB_OTG_DCFG_PFIVL ((uint32_t)0x00001800) /*!< Periodic (micro)frame interval */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7987 #define USB_OTG_DCFG_PFIVL_0 ((uint32_t)0x00000800) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7988 #define USB_OTG_DCFG_PFIVL_1 ((uint32_t)0x00001000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7989
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7990 #define USB_OTG_DCFG_PERSCHIVL ((uint32_t)0x03000000) /*!< Periodic scheduling interval */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7991 #define USB_OTG_DCFG_PERSCHIVL_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7992 #define USB_OTG_DCFG_PERSCHIVL_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7993
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7994 /******************** Bit definition forUSB_OTG_PCGCR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7995 #define USB_OTG_PCGCR_STPPCLK ((uint32_t)0x00000001) /*!< Stop PHY clock */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7996 #define USB_OTG_PCGCR_GATEHCLK ((uint32_t)0x00000002) /*!< Gate HCLK */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7997 #define USB_OTG_PCGCR_PHYSUSP ((uint32_t)0x00000010) /*!< PHY suspended */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7998
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
7999 /******************** Bit definition forUSB_OTG_GOTGINT register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8000 #define USB_OTG_GOTGINT_SEDET ((uint32_t)0x00000004) /*!< Session end detected */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8001 #define USB_OTG_GOTGINT_SRSSCHG ((uint32_t)0x00000100) /*!< Session request success status change */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8002 #define USB_OTG_GOTGINT_HNSSCHG ((uint32_t)0x00000200) /*!< Host negotiation success status change */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8003 #define USB_OTG_GOTGINT_HNGDET ((uint32_t)0x00020000) /*!< Host negotiation detected */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8004 #define USB_OTG_GOTGINT_ADTOCHG ((uint32_t)0x00040000) /*!< A-device timeout change */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8005 #define USB_OTG_GOTGINT_DBCDNE ((uint32_t)0x00080000) /*!< Debounce done */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8006
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8007 /******************** Bit definition forUSB_OTG_DCTL register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8008 #define USB_OTG_DCTL_RWUSIG ((uint32_t)0x00000001) /*!< Remote wakeup signaling */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8009 #define USB_OTG_DCTL_SDIS ((uint32_t)0x00000002) /*!< Soft disconnect */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8010 #define USB_OTG_DCTL_GINSTS ((uint32_t)0x00000004) /*!< Global IN NAK status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8011 #define USB_OTG_DCTL_GONSTS ((uint32_t)0x00000008) /*!< Global OUT NAK status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8012
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8013 #define USB_OTG_DCTL_TCTL ((uint32_t)0x00000070) /*!< Test control */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8014 #define USB_OTG_DCTL_TCTL_0 ((uint32_t)0x00000010) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8015 #define USB_OTG_DCTL_TCTL_1 ((uint32_t)0x00000020) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8016 #define USB_OTG_DCTL_TCTL_2 ((uint32_t)0x00000040) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8017 #define USB_OTG_DCTL_SGINAK ((uint32_t)0x00000080) /*!< Set global IN NAK */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8018 #define USB_OTG_DCTL_CGINAK ((uint32_t)0x00000100) /*!< Clear global IN NAK */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8019 #define USB_OTG_DCTL_SGONAK ((uint32_t)0x00000200) /*!< Set global OUT NAK */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8020 #define USB_OTG_DCTL_CGONAK ((uint32_t)0x00000400) /*!< Clear global OUT NAK */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8021 #define USB_OTG_DCTL_POPRGDNE ((uint32_t)0x00000800) /*!< Power-on programming done */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8022
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8023 /******************** Bit definition forUSB_OTG_HFIR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8024 #define USB_OTG_HFIR_FRIVL ((uint32_t)0x0000FFFF) /*!< Frame interval */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8025
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8026 /******************** Bit definition forUSB_OTG_HFNUM register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8027 #define USB_OTG_HFNUM_FRNUM ((uint32_t)0x0000FFFF) /*!< Frame number */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8028 #define USB_OTG_HFNUM_FTREM ((uint32_t)0xFFFF0000) /*!< Frame time remaining */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8029
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8030 /******************** Bit definition forUSB_OTG_DSTS register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8031 #define USB_OTG_DSTS_SUSPSTS ((uint32_t)0x00000001) /*!< Suspend status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8032
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8033 #define USB_OTG_DSTS_ENUMSPD ((uint32_t)0x00000006) /*!< Enumerated speed */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8034 #define USB_OTG_DSTS_ENUMSPD_0 ((uint32_t)0x00000002) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8035 #define USB_OTG_DSTS_ENUMSPD_1 ((uint32_t)0x00000004) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8036 #define USB_OTG_DSTS_EERR ((uint32_t)0x00000008) /*!< Erratic error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8037 #define USB_OTG_DSTS_FNSOF ((uint32_t)0x003FFF00) /*!< Frame number of the received SOF */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8038
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8039 /******************** Bit definition forUSB_OTG_GAHBCFG register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8040 #define USB_OTG_GAHBCFG_GINT ((uint32_t)0x00000001) /*!< Global interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8041
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8042 #define USB_OTG_GAHBCFG_HBSTLEN ((uint32_t)0x0000001E) /*!< Burst length/type */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8043 #define USB_OTG_GAHBCFG_HBSTLEN_0 ((uint32_t)0x00000002) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8044 #define USB_OTG_GAHBCFG_HBSTLEN_1 ((uint32_t)0x00000004) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8045 #define USB_OTG_GAHBCFG_HBSTLEN_2 ((uint32_t)0x00000008) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8046 #define USB_OTG_GAHBCFG_HBSTLEN_3 ((uint32_t)0x00000010) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8047 #define USB_OTG_GAHBCFG_DMAEN ((uint32_t)0x00000020) /*!< DMA enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8048 #define USB_OTG_GAHBCFG_TXFELVL ((uint32_t)0x00000080) /*!< TxFIFO empty level */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8049 #define USB_OTG_GAHBCFG_PTXFELVL ((uint32_t)0x00000100) /*!< Periodic TxFIFO empty level */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8050
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8051 /******************** Bit definition forUSB_OTG_GUSBCFG register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8052
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8053 #define USB_OTG_GUSBCFG_TOCAL ((uint32_t)0x00000007) /*!< FS timeout calibration */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8054 #define USB_OTG_GUSBCFG_TOCAL_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8055 #define USB_OTG_GUSBCFG_TOCAL_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8056 #define USB_OTG_GUSBCFG_TOCAL_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8057 #define USB_OTG_GUSBCFG_PHYSEL ((uint32_t)0x00000040) /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8058 #define USB_OTG_GUSBCFG_SRPCAP ((uint32_t)0x00000100) /*!< SRP-capable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8059 #define USB_OTG_GUSBCFG_HNPCAP ((uint32_t)0x00000200) /*!< HNP-capable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8060
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8061 #define USB_OTG_GUSBCFG_TRDT ((uint32_t)0x00003C00) /*!< USB turnaround time */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8062 #define USB_OTG_GUSBCFG_TRDT_0 ((uint32_t)0x00000400) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8063 #define USB_OTG_GUSBCFG_TRDT_1 ((uint32_t)0x00000800) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8064 #define USB_OTG_GUSBCFG_TRDT_2 ((uint32_t)0x00001000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8065 #define USB_OTG_GUSBCFG_TRDT_3 ((uint32_t)0x00002000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8066 #define USB_OTG_GUSBCFG_PHYLPCS ((uint32_t)0x00008000) /*!< PHY Low-power clock select */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8067 #define USB_OTG_GUSBCFG_ULPIFSLS ((uint32_t)0x00020000) /*!< ULPI FS/LS select */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8068 #define USB_OTG_GUSBCFG_ULPIAR ((uint32_t)0x00040000) /*!< ULPI Auto-resume */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8069 #define USB_OTG_GUSBCFG_ULPICSM ((uint32_t)0x00080000) /*!< ULPI Clock SuspendM */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8070 #define USB_OTG_GUSBCFG_ULPIEVBUSD ((uint32_t)0x00100000) /*!< ULPI External VBUS Drive */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8071 #define USB_OTG_GUSBCFG_ULPIEVBUSI ((uint32_t)0x00200000) /*!< ULPI external VBUS indicator */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8072 #define USB_OTG_GUSBCFG_TSDPS ((uint32_t)0x00400000) /*!< TermSel DLine pulsing selection */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8073 #define USB_OTG_GUSBCFG_PCCI ((uint32_t)0x00800000) /*!< Indicator complement */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8074 #define USB_OTG_GUSBCFG_PTCI ((uint32_t)0x01000000) /*!< Indicator pass through */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8075 #define USB_OTG_GUSBCFG_ULPIIPD ((uint32_t)0x02000000) /*!< ULPI interface protect disable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8076 #define USB_OTG_GUSBCFG_FHMOD ((uint32_t)0x20000000) /*!< Forced host mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8077 #define USB_OTG_GUSBCFG_FDMOD ((uint32_t)0x40000000) /*!< Forced peripheral mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8078 #define USB_OTG_GUSBCFG_CTXPKT ((uint32_t)0x80000000) /*!< Corrupt Tx packet */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8079
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8080 /******************** Bit definition forUSB_OTG_GRSTCTL register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8081 #define USB_OTG_GRSTCTL_CSRST ((uint32_t)0x00000001) /*!< Core soft reset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8082 #define USB_OTG_GRSTCTL_HSRST ((uint32_t)0x00000002) /*!< HCLK soft reset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8083 #define USB_OTG_GRSTCTL_FCRST ((uint32_t)0x00000004) /*!< Host frame counter reset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8084 #define USB_OTG_GRSTCTL_RXFFLSH ((uint32_t)0x00000010) /*!< RxFIFO flush */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8085 #define USB_OTG_GRSTCTL_TXFFLSH ((uint32_t)0x00000020) /*!< TxFIFO flush */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8086
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8087 #define USB_OTG_GRSTCTL_TXFNUM ((uint32_t)0x000007C0) /*!< TxFIFO number */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8088 #define USB_OTG_GRSTCTL_TXFNUM_0 ((uint32_t)0x00000040) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8089 #define USB_OTG_GRSTCTL_TXFNUM_1 ((uint32_t)0x00000080) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8090 #define USB_OTG_GRSTCTL_TXFNUM_2 ((uint32_t)0x00000100) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8091 #define USB_OTG_GRSTCTL_TXFNUM_3 ((uint32_t)0x00000200) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8092 #define USB_OTG_GRSTCTL_TXFNUM_4 ((uint32_t)0x00000400) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8093 #define USB_OTG_GRSTCTL_DMAREQ ((uint32_t)0x40000000) /*!< DMA request signal */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8094 #define USB_OTG_GRSTCTL_AHBIDL ((uint32_t)0x80000000) /*!< AHB master idle */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8095
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8096 /******************** Bit definition forUSB_OTG_DIEPMSK register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8097 #define USB_OTG_DIEPMSK_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8098 #define USB_OTG_DIEPMSK_EPDM ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8099 #define USB_OTG_DIEPMSK_TOM ((uint32_t)0x00000008) /*!< Timeout condition mask (nonisochronous endpoints) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8100 #define USB_OTG_DIEPMSK_ITTXFEMSK ((uint32_t)0x00000010) /*!< IN token received when TxFIFO empty mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8101 #define USB_OTG_DIEPMSK_INEPNMM ((uint32_t)0x00000020) /*!< IN token received with EP mismatch mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8102 #define USB_OTG_DIEPMSK_INEPNEM ((uint32_t)0x00000040) /*!< IN endpoint NAK effective mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8103 #define USB_OTG_DIEPMSK_TXFURM ((uint32_t)0x00000100) /*!< FIFO underrun mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8104 #define USB_OTG_DIEPMSK_BIM ((uint32_t)0x00000200) /*!< BNA interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8105
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8106 /******************** Bit definition forUSB_OTG_HPTXSTS register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8107 #define USB_OTG_HPTXSTS_PTXFSAVL ((uint32_t)0x0000FFFF) /*!< Periodic transmit data FIFO space available */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8108
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8109 #define USB_OTG_HPTXSTS_PTXQSAV ((uint32_t)0x00FF0000) /*!< Periodic transmit request queue space available */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8110 #define USB_OTG_HPTXSTS_PTXQSAV_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8111 #define USB_OTG_HPTXSTS_PTXQSAV_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8112 #define USB_OTG_HPTXSTS_PTXQSAV_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8113 #define USB_OTG_HPTXSTS_PTXQSAV_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8114 #define USB_OTG_HPTXSTS_PTXQSAV_4 ((uint32_t)0x00100000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8115 #define USB_OTG_HPTXSTS_PTXQSAV_5 ((uint32_t)0x00200000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8116 #define USB_OTG_HPTXSTS_PTXQSAV_6 ((uint32_t)0x00400000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8117 #define USB_OTG_HPTXSTS_PTXQSAV_7 ((uint32_t)0x00800000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8118
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8119 #define USB_OTG_HPTXSTS_PTXQTOP ((uint32_t)0xFF000000) /*!< Top of the periodic transmit request queue */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8120 #define USB_OTG_HPTXSTS_PTXQTOP_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8121 #define USB_OTG_HPTXSTS_PTXQTOP_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8122 #define USB_OTG_HPTXSTS_PTXQTOP_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8123 #define USB_OTG_HPTXSTS_PTXQTOP_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8124 #define USB_OTG_HPTXSTS_PTXQTOP_4 ((uint32_t)0x10000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8125 #define USB_OTG_HPTXSTS_PTXQTOP_5 ((uint32_t)0x20000000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8126 #define USB_OTG_HPTXSTS_PTXQTOP_6 ((uint32_t)0x40000000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8127 #define USB_OTG_HPTXSTS_PTXQTOP_7 ((uint32_t)0x80000000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8128
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8129 /******************** Bit definition forUSB_OTG_HAINT register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8130 #define USB_OTG_HAINT_HAINT ((uint32_t)0x0000FFFF) /*!< Channel interrupts */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8131
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8132 /******************** Bit definition forUSB_OTG_DOEPMSK register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8133 #define USB_OTG_DOEPMSK_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8134 #define USB_OTG_DOEPMSK_EPDM ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8135 #define USB_OTG_DOEPMSK_STUPM ((uint32_t)0x00000008) /*!< SETUP phase done mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8136 #define USB_OTG_DOEPMSK_OTEPDM ((uint32_t)0x00000010) /*!< OUT token received when endpoint disabled mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8137 #define USB_OTG_DOEPMSK_B2BSTUP ((uint32_t)0x00000040) /*!< Back-to-back SETUP packets received mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8138 #define USB_OTG_DOEPMSK_OPEM ((uint32_t)0x00000100) /*!< OUT packet error mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8139 #define USB_OTG_DOEPMSK_BOIM ((uint32_t)0x00000200) /*!< BNA interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8140
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8141 /******************** Bit definition forUSB_OTG_GINTSTS register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8142 #define USB_OTG_GINTSTS_CMOD ((uint32_t)0x00000001) /*!< Current mode of operation */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8143 #define USB_OTG_GINTSTS_MMIS ((uint32_t)0x00000002) /*!< Mode mismatch interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8144 #define USB_OTG_GINTSTS_OTGINT ((uint32_t)0x00000004) /*!< OTG interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8145 #define USB_OTG_GINTSTS_SOF ((uint32_t)0x00000008) /*!< Start of frame */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8146 #define USB_OTG_GINTSTS_RXFLVL ((uint32_t)0x00000010) /*!< RxFIFO nonempty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8147 #define USB_OTG_GINTSTS_NPTXFE ((uint32_t)0x00000020) /*!< Nonperiodic TxFIFO empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8148 #define USB_OTG_GINTSTS_GINAKEFF ((uint32_t)0x00000040) /*!< Global IN nonperiodic NAK effective */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8149 #define USB_OTG_GINTSTS_BOUTNAKEFF ((uint32_t)0x00000080) /*!< Global OUT NAK effective */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8150 #define USB_OTG_GINTSTS_ESUSP ((uint32_t)0x00000400) /*!< Early suspend */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8151 #define USB_OTG_GINTSTS_USBSUSP ((uint32_t)0x00000800) /*!< USB suspend */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8152 #define USB_OTG_GINTSTS_USBRST ((uint32_t)0x00001000) /*!< USB reset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8153 #define USB_OTG_GINTSTS_ENUMDNE ((uint32_t)0x00002000) /*!< Enumeration done */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8154 #define USB_OTG_GINTSTS_ISOODRP ((uint32_t)0x00004000) /*!< Isochronous OUT packet dropped interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8155 #define USB_OTG_GINTSTS_EOPF ((uint32_t)0x00008000) /*!< End of periodic frame interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8156 #define USB_OTG_GINTSTS_IEPINT ((uint32_t)0x00040000) /*!< IN endpoint interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8157 #define USB_OTG_GINTSTS_OEPINT ((uint32_t)0x00080000) /*!< OUT endpoint interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8158 #define USB_OTG_GINTSTS_IISOIXFR ((uint32_t)0x00100000) /*!< Incomplete isochronous IN transfer */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8159 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT ((uint32_t)0x00200000) /*!< Incomplete periodic transfer */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8160 #define USB_OTG_GINTSTS_DATAFSUSP ((uint32_t)0x00400000) /*!< Data fetch suspended */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8161 #define USB_OTG_GINTSTS_HPRTINT ((uint32_t)0x01000000) /*!< Host port interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8162 #define USB_OTG_GINTSTS_HCINT ((uint32_t)0x02000000) /*!< Host channels interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8163 #define USB_OTG_GINTSTS_PTXFE ((uint32_t)0x04000000) /*!< Periodic TxFIFO empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8164 #define USB_OTG_GINTSTS_CIDSCHG ((uint32_t)0x10000000) /*!< Connector ID status change */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8165 #define USB_OTG_GINTSTS_DISCINT ((uint32_t)0x20000000) /*!< Disconnect detected interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8166 #define USB_OTG_GINTSTS_SRQINT ((uint32_t)0x40000000) /*!< Session request/new session detected interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8167 #define USB_OTG_GINTSTS_WKUINT ((uint32_t)0x80000000) /*!< Resume/remote wakeup detected interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8168
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8169 /******************** Bit definition forUSB_OTG_GINTMSK register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8170 #define USB_OTG_GINTMSK_MMISM ((uint32_t)0x00000002) /*!< Mode mismatch interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8171 #define USB_OTG_GINTMSK_OTGINT ((uint32_t)0x00000004) /*!< OTG interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8172 #define USB_OTG_GINTMSK_SOFM ((uint32_t)0x00000008) /*!< Start of frame mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8173 #define USB_OTG_GINTMSK_RXFLVLM ((uint32_t)0x00000010) /*!< Receive FIFO nonempty mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8174 #define USB_OTG_GINTMSK_NPTXFEM ((uint32_t)0x00000020) /*!< Nonperiodic TxFIFO empty mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8175 #define USB_OTG_GINTMSK_GINAKEFFM ((uint32_t)0x00000040) /*!< Global nonperiodic IN NAK effective mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8176 #define USB_OTG_GINTMSK_GONAKEFFM ((uint32_t)0x00000080) /*!< Global OUT NAK effective mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8177 #define USB_OTG_GINTMSK_ESUSPM ((uint32_t)0x00000400) /*!< Early suspend mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8178 #define USB_OTG_GINTMSK_USBSUSPM ((uint32_t)0x00000800) /*!< USB suspend mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8179 #define USB_OTG_GINTMSK_USBRST ((uint32_t)0x00001000) /*!< USB reset mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8180 #define USB_OTG_GINTMSK_ENUMDNEM ((uint32_t)0x00002000) /*!< Enumeration done mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8181 #define USB_OTG_GINTMSK_ISOODRPM ((uint32_t)0x00004000) /*!< Isochronous OUT packet dropped interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8182 #define USB_OTG_GINTMSK_EOPFM ((uint32_t)0x00008000) /*!< End of periodic frame interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8183 #define USB_OTG_GINTMSK_EPMISM ((uint32_t)0x00020000) /*!< Endpoint mismatch interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8184 #define USB_OTG_GINTMSK_IEPINT ((uint32_t)0x00040000) /*!< IN endpoints interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8185 #define USB_OTG_GINTMSK_OEPINT ((uint32_t)0x00080000) /*!< OUT endpoints interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8186 #define USB_OTG_GINTMSK_IISOIXFRM ((uint32_t)0x00100000) /*!< Incomplete isochronous IN transfer mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8187 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM ((uint32_t)0x00200000) /*!< Incomplete periodic transfer mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8188 #define USB_OTG_GINTMSK_FSUSPM ((uint32_t)0x00400000) /*!< Data fetch suspended mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8189 #define USB_OTG_GINTMSK_PRTIM ((uint32_t)0x01000000) /*!< Host port interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8190 #define USB_OTG_GINTMSK_HCIM ((uint32_t)0x02000000) /*!< Host channels interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8191 #define USB_OTG_GINTMSK_PTXFEM ((uint32_t)0x04000000) /*!< Periodic TxFIFO empty mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8192 #define USB_OTG_GINTMSK_CIDSCHGM ((uint32_t)0x10000000) /*!< Connector ID status change mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8193 #define USB_OTG_GINTMSK_DISCINT ((uint32_t)0x20000000) /*!< Disconnect detected interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8194 #define USB_OTG_GINTMSK_SRQIM ((uint32_t)0x40000000) /*!< Session request/new session detected interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8195 #define USB_OTG_GINTMSK_WUIM ((uint32_t)0x80000000) /*!< Resume/remote wakeup detected interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8196
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8197 /******************** Bit definition forUSB_OTG_DAINT register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8198 #define USB_OTG_DAINT_IEPINT ((uint32_t)0x0000FFFF) /*!< IN endpoint interrupt bits */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8199 #define USB_OTG_DAINT_OEPINT ((uint32_t)0xFFFF0000) /*!< OUT endpoint interrupt bits */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8200
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8201 /******************** Bit definition forUSB_OTG_HAINTMSK register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8202 #define USB_OTG_HAINTMSK_HAINTM ((uint32_t)0x0000FFFF) /*!< Channel interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8203
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8204 /******************** Bit definition for USB_OTG_GRXSTSP register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8205 #define USB_OTG_GRXSTSP_EPNUM ((uint32_t)0x0000000F) /*!< IN EP interrupt mask bits */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8206 #define USB_OTG_GRXSTSP_BCNT ((uint32_t)0x00007FF0) /*!< OUT EP interrupt mask bits */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8207 #define USB_OTG_GRXSTSP_DPID ((uint32_t)0x00018000) /*!< OUT EP interrupt mask bits */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8208 #define USB_OTG_GRXSTSP_PKTSTS ((uint32_t)0x001E0000) /*!< OUT EP interrupt mask bits */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8209
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8210 /******************** Bit definition forUSB_OTG_DAINTMSK register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8211 #define USB_OTG_DAINTMSK_IEPM ((uint32_t)0x0000FFFF) /*!< IN EP interrupt mask bits */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8212 #define USB_OTG_DAINTMSK_OEPM ((uint32_t)0xFFFF0000) /*!< OUT EP interrupt mask bits */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8213
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8214 /******************** Bit definition for OTG register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8215
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8216 #define USB_OTG_CHNUM ((uint32_t)0x0000000F) /*!< Channel number */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8217 #define USB_OTG_CHNUM_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8218 #define USB_OTG_CHNUM_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8219 #define USB_OTG_CHNUM_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8220 #define USB_OTG_CHNUM_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8221 #define USB_OTG_BCNT ((uint32_t)0x00007FF0) /*!< Byte count */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8222
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8223 #define USB_OTG_DPID ((uint32_t)0x00018000) /*!< Data PID */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8224 #define USB_OTG_DPID_0 ((uint32_t)0x00008000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8225 #define USB_OTG_DPID_1 ((uint32_t)0x00010000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8226
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8227 #define USB_OTG_PKTSTS ((uint32_t)0x001E0000) /*!< Packet status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8228 #define USB_OTG_PKTSTS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8229 #define USB_OTG_PKTSTS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8230 #define USB_OTG_PKTSTS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8231 #define USB_OTG_PKTSTS_3 ((uint32_t)0x00100000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8232
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8233 #define USB_OTG_EPNUM ((uint32_t)0x0000000F) /*!< Endpoint number */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8234 #define USB_OTG_EPNUM_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8235 #define USB_OTG_EPNUM_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8236 #define USB_OTG_EPNUM_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8237 #define USB_OTG_EPNUM_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8238
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8239 #define USB_OTG_FRMNUM ((uint32_t)0x01E00000) /*!< Frame number */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8240 #define USB_OTG_FRMNUM_0 ((uint32_t)0x00200000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8241 #define USB_OTG_FRMNUM_1 ((uint32_t)0x00400000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8242 #define USB_OTG_FRMNUM_2 ((uint32_t)0x00800000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8243 #define USB_OTG_FRMNUM_3 ((uint32_t)0x01000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8244
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8245 /******************** Bit definition for OTG register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8246
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8247 #define USB_OTG_CHNUM ((uint32_t)0x0000000F) /*!< Channel number */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8248 #define USB_OTG_CHNUM_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8249 #define USB_OTG_CHNUM_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8250 #define USB_OTG_CHNUM_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8251 #define USB_OTG_CHNUM_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8252 #define USB_OTG_BCNT ((uint32_t)0x00007FF0) /*!< Byte count */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8253
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8254 #define USB_OTG_DPID ((uint32_t)0x00018000) /*!< Data PID */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8255 #define USB_OTG_DPID_0 ((uint32_t)0x00008000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8256 #define USB_OTG_DPID_1 ((uint32_t)0x00010000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8257
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8258 #define USB_OTG_PKTSTS ((uint32_t)0x001E0000) /*!< Packet status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8259 #define USB_OTG_PKTSTS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8260 #define USB_OTG_PKTSTS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8261 #define USB_OTG_PKTSTS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8262 #define USB_OTG_PKTSTS_3 ((uint32_t)0x00100000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8263
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8264 #define USB_OTG_EPNUM ((uint32_t)0x0000000F) /*!< Endpoint number */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8265 #define USB_OTG_EPNUM_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8266 #define USB_OTG_EPNUM_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8267 #define USB_OTG_EPNUM_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8268 #define USB_OTG_EPNUM_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8269
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8270 #define USB_OTG_FRMNUM ((uint32_t)0x01E00000) /*!< Frame number */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8271 #define USB_OTG_FRMNUM_0 ((uint32_t)0x00200000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8272 #define USB_OTG_FRMNUM_1 ((uint32_t)0x00400000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8273 #define USB_OTG_FRMNUM_2 ((uint32_t)0x00800000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8274 #define USB_OTG_FRMNUM_3 ((uint32_t)0x01000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8275
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8276 /******************** Bit definition forUSB_OTG_GRXFSIZ register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8277 #define USB_OTG_GRXFSIZ_RXFD ((uint32_t)0x0000FFFF) /*!< RxFIFO depth */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8278
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8279 /******************** Bit definition forUSB_OTG_DVBUSDIS register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8280 #define USB_OTG_DVBUSDIS_VBUSDT ((uint32_t)0x0000FFFF) /*!< Device VBUS discharge time */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8281
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8282 /******************** Bit definition for OTG register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8283 #define USB_OTG_NPTXFSA ((uint32_t)0x0000FFFF) /*!< Nonperiodic transmit RAM start address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8284 #define USB_OTG_NPTXFD ((uint32_t)0xFFFF0000) /*!< Nonperiodic TxFIFO depth */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8285 #define USB_OTG_TX0FSA ((uint32_t)0x0000FFFF) /*!< Endpoint 0 transmit RAM start address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8286 #define USB_OTG_TX0FD ((uint32_t)0xFFFF0000) /*!< Endpoint 0 TxFIFO depth */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8287
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8288 /******************** Bit definition forUSB_OTG_DVBUSPULSE register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8289 #define USB_OTG_DVBUSPULSE_DVBUSP ((uint32_t)0x00000FFF) /*!< Device VBUS pulsing time */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8290
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8291 /******************** Bit definition forUSB_OTG_GNPTXSTS register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8292 #define USB_OTG_GNPTXSTS_NPTXFSAV ((uint32_t)0x0000FFFF) /*!< Nonperiodic TxFIFO space available */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8293
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8294 #define USB_OTG_GNPTXSTS_NPTQXSAV ((uint32_t)0x00FF0000) /*!< Nonperiodic transmit request queue space available */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8295 #define USB_OTG_GNPTXSTS_NPTQXSAV_0 ((uint32_t)0x00010000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8296 #define USB_OTG_GNPTXSTS_NPTQXSAV_1 ((uint32_t)0x00020000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8297 #define USB_OTG_GNPTXSTS_NPTQXSAV_2 ((uint32_t)0x00040000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8298 #define USB_OTG_GNPTXSTS_NPTQXSAV_3 ((uint32_t)0x00080000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8299 #define USB_OTG_GNPTXSTS_NPTQXSAV_4 ((uint32_t)0x00100000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8300 #define USB_OTG_GNPTXSTS_NPTQXSAV_5 ((uint32_t)0x00200000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8301 #define USB_OTG_GNPTXSTS_NPTQXSAV_6 ((uint32_t)0x00400000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8302 #define USB_OTG_GNPTXSTS_NPTQXSAV_7 ((uint32_t)0x00800000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8303
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8304 #define USB_OTG_GNPTXSTS_NPTXQTOP ((uint32_t)0x7F000000) /*!< Top of the nonperiodic transmit request queue */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8305 #define USB_OTG_GNPTXSTS_NPTXQTOP_0 ((uint32_t)0x01000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8306 #define USB_OTG_GNPTXSTS_NPTXQTOP_1 ((uint32_t)0x02000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8307 #define USB_OTG_GNPTXSTS_NPTXQTOP_2 ((uint32_t)0x04000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8308 #define USB_OTG_GNPTXSTS_NPTXQTOP_3 ((uint32_t)0x08000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8309 #define USB_OTG_GNPTXSTS_NPTXQTOP_4 ((uint32_t)0x10000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8310 #define USB_OTG_GNPTXSTS_NPTXQTOP_5 ((uint32_t)0x20000000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8311 #define USB_OTG_GNPTXSTS_NPTXQTOP_6 ((uint32_t)0x40000000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8312
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8313 /******************** Bit definition forUSB_OTG_DTHRCTL register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8314 #define USB_OTG_DTHRCTL_NONISOTHREN ((uint32_t)0x00000001) /*!< Nonisochronous IN endpoints threshold enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8315 #define USB_OTG_DTHRCTL_ISOTHREN ((uint32_t)0x00000002) /*!< ISO IN endpoint threshold enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8316
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8317 #define USB_OTG_DTHRCTL_TXTHRLEN ((uint32_t)0x000007FC) /*!< Transmit threshold length */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8318 #define USB_OTG_DTHRCTL_TXTHRLEN_0 ((uint32_t)0x00000004) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8319 #define USB_OTG_DTHRCTL_TXTHRLEN_1 ((uint32_t)0x00000008) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8320 #define USB_OTG_DTHRCTL_TXTHRLEN_2 ((uint32_t)0x00000010) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8321 #define USB_OTG_DTHRCTL_TXTHRLEN_3 ((uint32_t)0x00000020) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8322 #define USB_OTG_DTHRCTL_TXTHRLEN_4 ((uint32_t)0x00000040) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8323 #define USB_OTG_DTHRCTL_TXTHRLEN_5 ((uint32_t)0x00000080) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8324 #define USB_OTG_DTHRCTL_TXTHRLEN_6 ((uint32_t)0x00000100) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8325 #define USB_OTG_DTHRCTL_TXTHRLEN_7 ((uint32_t)0x00000200) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8326 #define USB_OTG_DTHRCTL_TXTHRLEN_8 ((uint32_t)0x00000400) /*!<Bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8327 #define USB_OTG_DTHRCTL_RXTHREN ((uint32_t)0x00010000) /*!< Receive threshold enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8328
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8329 #define USB_OTG_DTHRCTL_RXTHRLEN ((uint32_t)0x03FE0000) /*!< Receive threshold length */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8330 #define USB_OTG_DTHRCTL_RXTHRLEN_0 ((uint32_t)0x00020000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8331 #define USB_OTG_DTHRCTL_RXTHRLEN_1 ((uint32_t)0x00040000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8332 #define USB_OTG_DTHRCTL_RXTHRLEN_2 ((uint32_t)0x00080000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8333 #define USB_OTG_DTHRCTL_RXTHRLEN_3 ((uint32_t)0x00100000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8334 #define USB_OTG_DTHRCTL_RXTHRLEN_4 ((uint32_t)0x00200000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8335 #define USB_OTG_DTHRCTL_RXTHRLEN_5 ((uint32_t)0x00400000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8336 #define USB_OTG_DTHRCTL_RXTHRLEN_6 ((uint32_t)0x00800000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8337 #define USB_OTG_DTHRCTL_RXTHRLEN_7 ((uint32_t)0x01000000) /*!<Bit 7 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8338 #define USB_OTG_DTHRCTL_RXTHRLEN_8 ((uint32_t)0x02000000) /*!<Bit 8 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8339 #define USB_OTG_DTHRCTL_ARPEN ((uint32_t)0x08000000) /*!< Arbiter parking enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8340
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8341 /******************** Bit definition forUSB_OTG_DIEPEMPMSK register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8342 #define USB_OTG_DIEPEMPMSK_INEPTXFEM ((uint32_t)0x0000FFFF) /*!< IN EP Tx FIFO empty interrupt mask bits */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8343
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8344 /******************** Bit definition forUSB_OTG_DEACHINT register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8345 #define USB_OTG_DEACHINT_IEP1INT ((uint32_t)0x00000002) /*!< IN endpoint 1interrupt bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8346 #define USB_OTG_DEACHINT_OEP1INT ((uint32_t)0x00020000) /*!< OUT endpoint 1 interrupt bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8347
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8348 /******************** Bit definition forUSB_OTG_GCCFG register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8349 #define USB_OTG_GCCFG_PWRDWN ((uint32_t)0x00010000) /*!< Power down */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8350 #define USB_OTG_GCCFG_I2CPADEN ((uint32_t)0x00020000) /*!< Enable I2C bus connection for the external I2C PHY interface */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8351 #define USB_OTG_GCCFG_VBUSASEN ((uint32_t)0x00040000) /*!< Enable the VBUS sensing device */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8352 #define USB_OTG_GCCFG_VBUSBSEN ((uint32_t)0x00080000) /*!< Enable the VBUS sensing device */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8353 #define USB_OTG_GCCFG_SOFOUTEN ((uint32_t)0x00100000) /*!< SOF output enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8354 #define USB_OTG_GCCFG_NOVBUSSENS ((uint32_t)0x00200000) /*!< VBUS sensing disable option */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8355
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8356 /******************** Bit definition forUSB_OTG_DEACHINTMSK register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8357 #define USB_OTG_DEACHINTMSK_IEP1INTM ((uint32_t)0x00000002) /*!< IN Endpoint 1 interrupt mask bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8358 #define USB_OTG_DEACHINTMSK_OEP1INTM ((uint32_t)0x00020000) /*!< OUT Endpoint 1 interrupt mask bit */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8359
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8360 /******************** Bit definition forUSB_OTG_CID register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8361 #define USB_OTG_CID_PRODUCT_ID ((uint32_t)0xFFFFFFFF) /*!< Product ID field */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8362
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8363 /******************** Bit definition forUSB_OTG_DIEPEACHMSK1 register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8364 #define USB_OTG_DIEPEACHMSK1_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8365 #define USB_OTG_DIEPEACHMSK1_EPDM ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8366 #define USB_OTG_DIEPEACHMSK1_TOM ((uint32_t)0x00000008) /*!< Timeout condition mask (nonisochronous endpoints) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8367 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK ((uint32_t)0x00000010) /*!< IN token received when TxFIFO empty mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8368 #define USB_OTG_DIEPEACHMSK1_INEPNMM ((uint32_t)0x00000020) /*!< IN token received with EP mismatch mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8369 #define USB_OTG_DIEPEACHMSK1_INEPNEM ((uint32_t)0x00000040) /*!< IN endpoint NAK effective mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8370 #define USB_OTG_DIEPEACHMSK1_TXFURM ((uint32_t)0x00000100) /*!< FIFO underrun mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8371 #define USB_OTG_DIEPEACHMSK1_BIM ((uint32_t)0x00000200) /*!< BNA interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8372 #define USB_OTG_DIEPEACHMSK1_NAKM ((uint32_t)0x00002000) /*!< NAK interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8373
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8374 /******************** Bit definition forUSB_OTG_HPRT register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8375 #define USB_OTG_HPRT_PCSTS ((uint32_t)0x00000001) /*!< Port connect status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8376 #define USB_OTG_HPRT_PCDET ((uint32_t)0x00000002) /*!< Port connect detected */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8377 #define USB_OTG_HPRT_PENA ((uint32_t)0x00000004) /*!< Port enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8378 #define USB_OTG_HPRT_PENCHNG ((uint32_t)0x00000008) /*!< Port enable/disable change */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8379 #define USB_OTG_HPRT_POCA ((uint32_t)0x00000010) /*!< Port overcurrent active */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8380 #define USB_OTG_HPRT_POCCHNG ((uint32_t)0x00000020) /*!< Port overcurrent change */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8381 #define USB_OTG_HPRT_PRES ((uint32_t)0x00000040) /*!< Port resume */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8382 #define USB_OTG_HPRT_PSUSP ((uint32_t)0x00000080) /*!< Port suspend */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8383 #define USB_OTG_HPRT_PRST ((uint32_t)0x00000100) /*!< Port reset */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8384
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8385 #define USB_OTG_HPRT_PLSTS ((uint32_t)0x00000C00) /*!< Port line status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8386 #define USB_OTG_HPRT_PLSTS_0 ((uint32_t)0x00000400) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8387 #define USB_OTG_HPRT_PLSTS_1 ((uint32_t)0x00000800) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8388 #define USB_OTG_HPRT_PPWR ((uint32_t)0x00001000) /*!< Port power */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8389
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8390 #define USB_OTG_HPRT_PTCTL ((uint32_t)0x0001E000) /*!< Port test control */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8391 #define USB_OTG_HPRT_PTCTL_0 ((uint32_t)0x00002000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8392 #define USB_OTG_HPRT_PTCTL_1 ((uint32_t)0x00004000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8393 #define USB_OTG_HPRT_PTCTL_2 ((uint32_t)0x00008000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8394 #define USB_OTG_HPRT_PTCTL_3 ((uint32_t)0x00010000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8395
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8396 #define USB_OTG_HPRT_PSPD ((uint32_t)0x00060000) /*!< Port speed */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8397 #define USB_OTG_HPRT_PSPD_0 ((uint32_t)0x00020000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8398 #define USB_OTG_HPRT_PSPD_1 ((uint32_t)0x00040000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8399
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8400 /******************** Bit definition forUSB_OTG_DOEPEACHMSK1 register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8401 #define USB_OTG_DOEPEACHMSK1_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8402 #define USB_OTG_DOEPEACHMSK1_EPDM ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8403 #define USB_OTG_DOEPEACHMSK1_TOM ((uint32_t)0x00000008) /*!< Timeout condition mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8404 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK ((uint32_t)0x00000010) /*!< IN token received when TxFIFO empty mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8405 #define USB_OTG_DOEPEACHMSK1_INEPNMM ((uint32_t)0x00000020) /*!< IN token received with EP mismatch mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8406 #define USB_OTG_DOEPEACHMSK1_INEPNEM ((uint32_t)0x00000040) /*!< IN endpoint NAK effective mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8407 #define USB_OTG_DOEPEACHMSK1_TXFURM ((uint32_t)0x00000100) /*!< OUT packet error mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8408 #define USB_OTG_DOEPEACHMSK1_BIM ((uint32_t)0x00000200) /*!< BNA interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8409 #define USB_OTG_DOEPEACHMSK1_BERRM ((uint32_t)0x00001000) /*!< Bubble error interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8410 #define USB_OTG_DOEPEACHMSK1_NAKM ((uint32_t)0x00002000) /*!< NAK interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8411 #define USB_OTG_DOEPEACHMSK1_NYETM ((uint32_t)0x00004000) /*!< NYET interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8412
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8413 /******************** Bit definition forUSB_OTG_HPTXFSIZ register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8414 #define USB_OTG_HPTXFSIZ_PTXSA ((uint32_t)0x0000FFFF) /*!< Host periodic TxFIFO start address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8415 #define USB_OTG_HPTXFSIZ_PTXFD ((uint32_t)0xFFFF0000) /*!< Host periodic TxFIFO depth */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8416
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8417 /******************** Bit definition forUSB_OTG_DIEPCTL register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8418 #define USB_OTG_DIEPCTL_MPSIZ ((uint32_t)0x000007FF) /*!< Maximum packet size */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8419 #define USB_OTG_DIEPCTL_USBAEP ((uint32_t)0x00008000) /*!< USB active endpoint */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8420 #define USB_OTG_DIEPCTL_EONUM_DPID ((uint32_t)0x00010000) /*!< Even/odd frame */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8421 #define USB_OTG_DIEPCTL_NAKSTS ((uint32_t)0x00020000) /*!< NAK status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8422
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8423 #define USB_OTG_DIEPCTL_EPTYP ((uint32_t)0x000C0000) /*!< Endpoint type */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8424 #define USB_OTG_DIEPCTL_EPTYP_0 ((uint32_t)0x00040000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8425 #define USB_OTG_DIEPCTL_EPTYP_1 ((uint32_t)0x00080000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8426 #define USB_OTG_DIEPCTL_STALL ((uint32_t)0x00200000) /*!< STALL handshake */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8427
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8428 #define USB_OTG_DIEPCTL_TXFNUM ((uint32_t)0x03C00000) /*!< TxFIFO number */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8429 #define USB_OTG_DIEPCTL_TXFNUM_0 ((uint32_t)0x00400000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8430 #define USB_OTG_DIEPCTL_TXFNUM_1 ((uint32_t)0x00800000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8431 #define USB_OTG_DIEPCTL_TXFNUM_2 ((uint32_t)0x01000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8432 #define USB_OTG_DIEPCTL_TXFNUM_3 ((uint32_t)0x02000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8433 #define USB_OTG_DIEPCTL_CNAK ((uint32_t)0x04000000) /*!< Clear NAK */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8434 #define USB_OTG_DIEPCTL_SNAK ((uint32_t)0x08000000) /*!< Set NAK */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8435 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM ((uint32_t)0x10000000) /*!< Set DATA0 PID */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8436 #define USB_OTG_DIEPCTL_SODDFRM ((uint32_t)0x20000000) /*!< Set odd frame */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8437 #define USB_OTG_DIEPCTL_EPDIS ((uint32_t)0x40000000) /*!< Endpoint disable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8438 #define USB_OTG_DIEPCTL_EPENA ((uint32_t)0x80000000) /*!< Endpoint enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8439
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8440 /******************** Bit definition forUSB_OTG_HCCHAR register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8441 #define USB_OTG_HCCHAR_MPSIZ ((uint32_t)0x000007FF) /*!< Maximum packet size */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8442
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8443 #define USB_OTG_HCCHAR_EPNUM ((uint32_t)0x00007800) /*!< Endpoint number */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8444 #define USB_OTG_HCCHAR_EPNUM_0 ((uint32_t)0x00000800) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8445 #define USB_OTG_HCCHAR_EPNUM_1 ((uint32_t)0x00001000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8446 #define USB_OTG_HCCHAR_EPNUM_2 ((uint32_t)0x00002000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8447 #define USB_OTG_HCCHAR_EPNUM_3 ((uint32_t)0x00004000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8448 #define USB_OTG_HCCHAR_EPDIR ((uint32_t)0x00008000) /*!< Endpoint direction */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8449 #define USB_OTG_HCCHAR_LSDEV ((uint32_t)0x00020000) /*!< Low-speed device */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8450
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8451 #define USB_OTG_HCCHAR_EPTYP ((uint32_t)0x000C0000) /*!< Endpoint type */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8452 #define USB_OTG_HCCHAR_EPTYP_0 ((uint32_t)0x00040000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8453 #define USB_OTG_HCCHAR_EPTYP_1 ((uint32_t)0x00080000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8454
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8455 #define USB_OTG_HCCHAR_MC ((uint32_t)0x00300000) /*!< Multi Count (MC) / Error Count (EC) */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8456 #define USB_OTG_HCCHAR_MC_0 ((uint32_t)0x00100000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8457 #define USB_OTG_HCCHAR_MC_1 ((uint32_t)0x00200000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8458
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8459 #define USB_OTG_HCCHAR_DAD ((uint32_t)0x1FC00000) /*!< Device address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8460 #define USB_OTG_HCCHAR_DAD_0 ((uint32_t)0x00400000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8461 #define USB_OTG_HCCHAR_DAD_1 ((uint32_t)0x00800000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8462 #define USB_OTG_HCCHAR_DAD_2 ((uint32_t)0x01000000) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8463 #define USB_OTG_HCCHAR_DAD_3 ((uint32_t)0x02000000) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8464 #define USB_OTG_HCCHAR_DAD_4 ((uint32_t)0x04000000) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8465 #define USB_OTG_HCCHAR_DAD_5 ((uint32_t)0x08000000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8466 #define USB_OTG_HCCHAR_DAD_6 ((uint32_t)0x10000000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8467 #define USB_OTG_HCCHAR_ODDFRM ((uint32_t)0x20000000) /*!< Odd frame */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8468 #define USB_OTG_HCCHAR_CHDIS ((uint32_t)0x40000000) /*!< Channel disable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8469 #define USB_OTG_HCCHAR_CHENA ((uint32_t)0x80000000) /*!< Channel enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8470
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8471 /******************** Bit definition forUSB_OTG_HCSPLT register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8472
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8473 #define USB_OTG_HCSPLT_PRTADDR ((uint32_t)0x0000007F) /*!< Port address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8474 #define USB_OTG_HCSPLT_PRTADDR_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8475 #define USB_OTG_HCSPLT_PRTADDR_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8476 #define USB_OTG_HCSPLT_PRTADDR_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8477 #define USB_OTG_HCSPLT_PRTADDR_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8478 #define USB_OTG_HCSPLT_PRTADDR_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8479 #define USB_OTG_HCSPLT_PRTADDR_5 ((uint32_t)0x00000020) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8480 #define USB_OTG_HCSPLT_PRTADDR_6 ((uint32_t)0x00000040) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8481
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8482 #define USB_OTG_HCSPLT_HUBADDR ((uint32_t)0x00003F80) /*!< Hub address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8483 #define USB_OTG_HCSPLT_HUBADDR_0 ((uint32_t)0x00000080) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8484 #define USB_OTG_HCSPLT_HUBADDR_1 ((uint32_t)0x00000100) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8485 #define USB_OTG_HCSPLT_HUBADDR_2 ((uint32_t)0x00000200) /*!<Bit 2 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8486 #define USB_OTG_HCSPLT_HUBADDR_3 ((uint32_t)0x00000400) /*!<Bit 3 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8487 #define USB_OTG_HCSPLT_HUBADDR_4 ((uint32_t)0x00000800) /*!<Bit 4 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8488 #define USB_OTG_HCSPLT_HUBADDR_5 ((uint32_t)0x00001000) /*!<Bit 5 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8489 #define USB_OTG_HCSPLT_HUBADDR_6 ((uint32_t)0x00002000) /*!<Bit 6 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8490
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8491 #define USB_OTG_HCSPLT_XACTPOS ((uint32_t)0x0000C000) /*!< XACTPOS */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8492 #define USB_OTG_HCSPLT_XACTPOS_0 ((uint32_t)0x00004000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8493 #define USB_OTG_HCSPLT_XACTPOS_1 ((uint32_t)0x00008000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8494 #define USB_OTG_HCSPLT_COMPLSPLT ((uint32_t)0x00010000) /*!< Do complete split */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8495 #define USB_OTG_HCSPLT_SPLITEN ((uint32_t)0x80000000) /*!< Split enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8496
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8497 /******************** Bit definition forUSB_OTG_HCINT register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8498 #define USB_OTG_HCINT_XFRC ((uint32_t)0x00000001) /*!< Transfer completed */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8499 #define USB_OTG_HCINT_CHH ((uint32_t)0x00000002) /*!< Channel halted */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8500 #define USB_OTG_HCINT_AHBERR ((uint32_t)0x00000004) /*!< AHB error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8501 #define USB_OTG_HCINT_STALL ((uint32_t)0x00000008) /*!< STALL response received interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8502 #define USB_OTG_HCINT_NAK ((uint32_t)0x00000010) /*!< NAK response received interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8503 #define USB_OTG_HCINT_ACK ((uint32_t)0x00000020) /*!< ACK response received/transmitted interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8504 #define USB_OTG_HCINT_NYET ((uint32_t)0x00000040) /*!< Response received interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8505 #define USB_OTG_HCINT_TXERR ((uint32_t)0x00000080) /*!< Transaction error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8506 #define USB_OTG_HCINT_BBERR ((uint32_t)0x00000100) /*!< Babble error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8507 #define USB_OTG_HCINT_FRMOR ((uint32_t)0x00000200) /*!< Frame overrun */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8508 #define USB_OTG_HCINT_DTERR ((uint32_t)0x00000400) /*!< Data toggle error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8509
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8510 /******************** Bit definition forUSB_OTG_DIEPINT register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8511 #define USB_OTG_DIEPINT_XFRC ((uint32_t)0x00000001) /*!< Transfer completed interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8512 #define USB_OTG_DIEPINT_EPDISD ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8513 #define USB_OTG_DIEPINT_TOC ((uint32_t)0x00000008) /*!< Timeout condition */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8514 #define USB_OTG_DIEPINT_ITTXFE ((uint32_t)0x00000010) /*!< IN token received when TxFIFO is empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8515 #define USB_OTG_DIEPINT_INEPNE ((uint32_t)0x00000040) /*!< IN endpoint NAK effective */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8516 #define USB_OTG_DIEPINT_TXFE ((uint32_t)0x00000080) /*!< Transmit FIFO empty */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8517 #define USB_OTG_DIEPINT_TXFIFOUDRN ((uint32_t)0x00000100) /*!< Transmit Fifo Underrun */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8518 #define USB_OTG_DIEPINT_BNA ((uint32_t)0x00000200) /*!< Buffer not available interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8519 #define USB_OTG_DIEPINT_PKTDRPSTS ((uint32_t)0x00000800) /*!< Packet dropped status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8520 #define USB_OTG_DIEPINT_BERR ((uint32_t)0x00001000) /*!< Babble error interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8521 #define USB_OTG_DIEPINT_NAK ((uint32_t)0x00002000) /*!< NAK interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8522
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8523 /******************** Bit definition forUSB_OTG_HCINTMSK register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8524 #define USB_OTG_HCINTMSK_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8525 #define USB_OTG_HCINTMSK_CHHM ((uint32_t)0x00000002) /*!< Channel halted mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8526 #define USB_OTG_HCINTMSK_AHBERR ((uint32_t)0x00000004) /*!< AHB error */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8527 #define USB_OTG_HCINTMSK_STALLM ((uint32_t)0x00000008) /*!< STALL response received interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8528 #define USB_OTG_HCINTMSK_NAKM ((uint32_t)0x00000010) /*!< NAK response received interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8529 #define USB_OTG_HCINTMSK_ACKM ((uint32_t)0x00000020) /*!< ACK response received/transmitted interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8530 #define USB_OTG_HCINTMSK_NYET ((uint32_t)0x00000040) /*!< response received interrupt mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8531 #define USB_OTG_HCINTMSK_TXERRM ((uint32_t)0x00000080) /*!< Transaction error mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8532 #define USB_OTG_HCINTMSK_BBERRM ((uint32_t)0x00000100) /*!< Babble error mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8533 #define USB_OTG_HCINTMSK_FRMORM ((uint32_t)0x00000200) /*!< Frame overrun mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8534 #define USB_OTG_HCINTMSK_DTERRM ((uint32_t)0x00000400) /*!< Data toggle error mask */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8535
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8536 /******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8537
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8538 #define USB_OTG_DIEPTSIZ_XFRSIZ ((uint32_t)0x0007FFFF) /*!< Transfer size */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8539 #define USB_OTG_DIEPTSIZ_PKTCNT ((uint32_t)0x1FF80000) /*!< Packet count */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8540 #define USB_OTG_DIEPTSIZ_MULCNT ((uint32_t)0x60000000) /*!< Packet count */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8541 /******************** Bit definition forUSB_OTG_HCTSIZ register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8542 #define USB_OTG_HCTSIZ_XFRSIZ ((uint32_t)0x0007FFFF) /*!< Transfer size */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8543 #define USB_OTG_HCTSIZ_PKTCNT ((uint32_t)0x1FF80000) /*!< Packet count */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8544 #define USB_OTG_HCTSIZ_DOPING ((uint32_t)0x80000000) /*!< Do PING */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8545 #define USB_OTG_HCTSIZ_DPID ((uint32_t)0x60000000) /*!< Data PID */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8546 #define USB_OTG_HCTSIZ_DPID_0 ((uint32_t)0x20000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8547 #define USB_OTG_HCTSIZ_DPID_1 ((uint32_t)0x40000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8548
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8549 /******************** Bit definition forUSB_OTG_DIEPDMA register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8550 #define USB_OTG_DIEPDMA_DMAADDR ((uint32_t)0xFFFFFFFF) /*!< DMA address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8551
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8552 /******************** Bit definition forUSB_OTG_HCDMA register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8553 #define USB_OTG_HCDMA_DMAADDR ((uint32_t)0xFFFFFFFF) /*!< DMA address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8554
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8555 /******************** Bit definition forUSB_OTG_DTXFSTS register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8556 #define USB_OTG_DTXFSTS_INEPTFSAV ((uint32_t)0x0000FFFF) /*!< IN endpoint TxFIFO space available */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8557
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8558 /******************** Bit definition forUSB_OTG_DIEPTXF register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8559 #define USB_OTG_DIEPTXF_INEPTXSA ((uint32_t)0x0000FFFF) /*!< IN endpoint FIFOx transmit RAM start address */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8560 #define USB_OTG_DIEPTXF_INEPTXFD ((uint32_t)0xFFFF0000) /*!< IN endpoint TxFIFO depth */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8561
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8562 /******************** Bit definition forUSB_OTG_DOEPCTL register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8563
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8564 #define USB_OTG_DOEPCTL_MPSIZ ((uint32_t)0x000007FF) /*!< Maximum packet size */ /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8565 #define USB_OTG_DOEPCTL_USBAEP ((uint32_t)0x00008000) /*!< USB active endpoint */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8566 #define USB_OTG_DOEPCTL_NAKSTS ((uint32_t)0x00020000) /*!< NAK status */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8567 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM ((uint32_t)0x10000000) /*!< Set DATA0 PID */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8568 #define USB_OTG_DOEPCTL_SODDFRM ((uint32_t)0x20000000) /*!< Set odd frame */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8569 #define USB_OTG_DOEPCTL_EPTYP ((uint32_t)0x000C0000) /*!< Endpoint type */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8570 #define USB_OTG_DOEPCTL_EPTYP_0 ((uint32_t)0x00040000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8571 #define USB_OTG_DOEPCTL_EPTYP_1 ((uint32_t)0x00080000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8572 #define USB_OTG_DOEPCTL_SNPM ((uint32_t)0x00100000) /*!< Snoop mode */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8573 #define USB_OTG_DOEPCTL_STALL ((uint32_t)0x00200000) /*!< STALL handshake */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8574 #define USB_OTG_DOEPCTL_CNAK ((uint32_t)0x04000000) /*!< Clear NAK */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8575 #define USB_OTG_DOEPCTL_SNAK ((uint32_t)0x08000000) /*!< Set NAK */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8576 #define USB_OTG_DOEPCTL_EPDIS ((uint32_t)0x40000000) /*!< Endpoint disable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8577 #define USB_OTG_DOEPCTL_EPENA ((uint32_t)0x80000000) /*!< Endpoint enable */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8578
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8579 /******************** Bit definition forUSB_OTG_DOEPINT register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8580 #define USB_OTG_DOEPINT_XFRC ((uint32_t)0x00000001) /*!< Transfer completed interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8581 #define USB_OTG_DOEPINT_EPDISD ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8582 #define USB_OTG_DOEPINT_STUP ((uint32_t)0x00000008) /*!< SETUP phase done */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8583 #define USB_OTG_DOEPINT_OTEPDIS ((uint32_t)0x00000010) /*!< OUT token received when endpoint disabled */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8584 #define USB_OTG_DOEPINT_B2BSTUP ((uint32_t)0x00000040) /*!< Back-to-back SETUP packets received */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8585 #define USB_OTG_DOEPINT_NYET ((uint32_t)0x00004000) /*!< NYET interrupt */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8586
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8587 /******************** Bit definition forUSB_OTG_DOEPTSIZ register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8588
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8589 #define USB_OTG_DOEPTSIZ_XFRSIZ ((uint32_t)0x0007FFFF) /*!< Transfer size */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8590 #define USB_OTG_DOEPTSIZ_PKTCNT ((uint32_t)0x1FF80000) /*!< Packet count */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8591
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8592 #define USB_OTG_DOEPTSIZ_STUPCNT ((uint32_t)0x60000000) /*!< SETUP packet count */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8593 #define USB_OTG_DOEPTSIZ_STUPCNT_0 ((uint32_t)0x20000000) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8594 #define USB_OTG_DOEPTSIZ_STUPCNT_1 ((uint32_t)0x40000000) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8595
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8596 /******************** Bit definition for PCGCCTL register ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8597 #define USB_OTG_PCGCCTL_STOPCLK ((uint32_t)0x00000001) /*!< SETUP packet count */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8598 #define USB_OTG_PCGCCTL_GATECLK ((uint32_t)0x00000002) /*!<Bit 0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8599 #define USB_OTG_PCGCCTL_PHYSUSP ((uint32_t)0x00000010) /*!<Bit 1 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8600
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8601
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8602 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8603 * @}
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8604 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8605
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8606 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8607 * @}
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8608 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8609
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8610 /** @addtogroup Exported_macros
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8611 * @{
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8612 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8613
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8614 /******************************* ADC Instances ********************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8615 #define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8616 ((INSTANCE) == ADC2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8617 ((INSTANCE) == ADC3))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8618
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8619 /******************************* CAN Instances ********************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8620 #define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8621 ((INSTANCE) == CAN2))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8622
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8623 /******************************* CRC Instances ********************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8624 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8625
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8626 /******************************* DAC Instances ********************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8627 #define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8628
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8629 /******************************* DCMI Instances *******************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8630 #define IS_DCMI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DCMI)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8631
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8632 /******************************* DMA2D Instances *******************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8633 #define IS_DMA2D_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMA2D)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8634
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8635 /******************************** DMA Instances *******************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8636 #define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8637 ((INSTANCE) == DMA1_Stream1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8638 ((INSTANCE) == DMA1_Stream2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8639 ((INSTANCE) == DMA1_Stream3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8640 ((INSTANCE) == DMA1_Stream4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8641 ((INSTANCE) == DMA1_Stream5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8642 ((INSTANCE) == DMA1_Stream6) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8643 ((INSTANCE) == DMA1_Stream7) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8644 ((INSTANCE) == DMA2_Stream0) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8645 ((INSTANCE) == DMA2_Stream1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8646 ((INSTANCE) == DMA2_Stream2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8647 ((INSTANCE) == DMA2_Stream3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8648 ((INSTANCE) == DMA2_Stream4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8649 ((INSTANCE) == DMA2_Stream5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8650 ((INSTANCE) == DMA2_Stream6) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8651 ((INSTANCE) == DMA2_Stream7))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8652
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8653 /******************************* GPIO Instances *******************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8654 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8655 ((INSTANCE) == GPIOB) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8656 ((INSTANCE) == GPIOC) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8657 ((INSTANCE) == GPIOD) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8658 ((INSTANCE) == GPIOE) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8659 ((INSTANCE) == GPIOF) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8660 ((INSTANCE) == GPIOG) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8661 ((INSTANCE) == GPIOH) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8662 ((INSTANCE) == GPIOI) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8663 ((INSTANCE) == GPIOJ) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8664 ((INSTANCE) == GPIOK))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8665
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8666 /******************************** I2C Instances *******************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8667 #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8668 ((INSTANCE) == I2C2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8669 ((INSTANCE) == I2C3))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8670
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8671 /******************************** I2S Instances *******************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8672 #define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8673 ((INSTANCE) == SPI3))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8674
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8675 /*************************** I2S Extended Instances ***************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8676 #define IS_I2S_ALL_INSTANCE_EXT(PERIPH) (((INSTANCE) == SPI2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8677 ((INSTANCE) == SPI3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8678 ((INSTANCE) == I2S2ext) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8679 ((INSTANCE) == I2S3ext))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8680
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8681 /****************************** LTDC Instances ********************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8682 #define IS_LTDC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == LTDC)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8683
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8684 /******************************* RNG Instances ********************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8685 #define IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8686
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8687 /****************************** RTC Instances *********************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8688 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8689
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8690 /******************************* SAI Instances ********************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8691 #define IS_SAI_BLOCK_PERIPH(PERIPH) (((PERIPH) == SAI1_Block_A) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8692 ((PERIPH) == SAI1_Block_B))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8693
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8694 /******************************** SPI Instances *******************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8695 #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8696 ((INSTANCE) == SPI2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8697 ((INSTANCE) == SPI3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8698 ((INSTANCE) == SPI4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8699 ((INSTANCE) == SPI5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8700 ((INSTANCE) == SPI6))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8701
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8702 /*************************** SPI Extended Instances ***************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8703 #define IS_SPI_ALL_INSTANCE_EXT(INSTANCE) (((INSTANCE) == SPI1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8704 ((INSTANCE) == SPI2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8705 ((INSTANCE) == SPI3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8706 ((INSTANCE) == SPI4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8707 ((INSTANCE) == SPI5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8708 ((INSTANCE) == SPI6) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8709 ((INSTANCE) == I2S2ext) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8710 ((INSTANCE) == I2S3ext))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8711
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8712 /****************** TIM Instances : All supported instances *******************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8713 #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8714 ((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8715 ((INSTANCE) == TIM3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8716 ((INSTANCE) == TIM4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8717 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8718 ((INSTANCE) == TIM6) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8719 ((INSTANCE) == TIM7) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8720 ((INSTANCE) == TIM8) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8721 ((INSTANCE) == TIM9) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8722 ((INSTANCE) == TIM10) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8723 ((INSTANCE) == TIM11) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8724 ((INSTANCE) == TIM12) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8725 ((INSTANCE) == TIM13) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8726 ((INSTANCE) == TIM14))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8727
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8728 /************* TIM Instances : at least 1 capture/compare channel *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8729 #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8730 ((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8731 ((INSTANCE) == TIM3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8732 ((INSTANCE) == TIM4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8733 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8734 ((INSTANCE) == TIM8) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8735 ((INSTANCE) == TIM9) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8736 ((INSTANCE) == TIM10) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8737 ((INSTANCE) == TIM11) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8738 ((INSTANCE) == TIM12) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8739 ((INSTANCE) == TIM13) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8740 ((INSTANCE) == TIM14))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8741
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8742 /************ TIM Instances : at least 2 capture/compare channels *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8743 #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8744 ((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8745 ((INSTANCE) == TIM3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8746 ((INSTANCE) == TIM4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8747 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8748 ((INSTANCE) == TIM8) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8749 ((INSTANCE) == TIM9) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8750 ((INSTANCE) == TIM12))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8751
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8752 /************ TIM Instances : at least 3 capture/compare channels *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8753 #define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8754 ((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8755 ((INSTANCE) == TIM3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8756 ((INSTANCE) == TIM4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8757 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8758 ((INSTANCE) == TIM8))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8759
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8760 /************ TIM Instances : at least 4 capture/compare channels *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8761 #define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8762 ((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8763 ((INSTANCE) == TIM3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8764 ((INSTANCE) == TIM4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8765 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8766 ((INSTANCE) == TIM8))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8767
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8768 /******************** TIM Instances : Advanced-control timers *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8769 #define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8770 ((INSTANCE) == TIM8))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8771
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8772 /******************* TIM Instances : Timer input XOR function *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8773 #define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8774 ((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8775 ((INSTANCE) == TIM3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8776 ((INSTANCE) == TIM4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8777 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8778 ((INSTANCE) == TIM8))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8779
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8780 /****************** TIM Instances : DMA requests generation (UDE) *************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8781 #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8782 ((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8783 ((INSTANCE) == TIM3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8784 ((INSTANCE) == TIM4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8785 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8786 ((INSTANCE) == TIM6) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8787 ((INSTANCE) == TIM7) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8788 ((INSTANCE) == TIM8))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8789
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8790 /************ TIM Instances : DMA requests generation (CCxDE) *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8791 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8792 ((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8793 ((INSTANCE) == TIM3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8794 ((INSTANCE) == TIM4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8795 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8796 ((INSTANCE) == TIM8))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8797
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8798 /************ TIM Instances : DMA requests generation (COMDE) *****************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8799 #define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8800 ((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8801 ((INSTANCE) == TIM3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8802 ((INSTANCE) == TIM4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8803 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8804 ((INSTANCE) == TIM8))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8805
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8806 /******************** TIM Instances : DMA burst feature ***********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8807 #define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8808 ((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8809 ((INSTANCE) == TIM3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8810 ((INSTANCE) == TIM4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8811 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8812 ((INSTANCE) == TIM8))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8813
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8814 /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8815 #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8816 ((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8817 ((INSTANCE) == TIM3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8818 ((INSTANCE) == TIM4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8819 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8820 ((INSTANCE) == TIM6) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8821 ((INSTANCE) == TIM7) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8822 ((INSTANCE) == TIM8) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8823 ((INSTANCE) == TIM9) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8824 ((INSTANCE) == TIM12))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8825
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8826 /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8827 #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8828 ((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8829 ((INSTANCE) == TIM3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8830 ((INSTANCE) == TIM4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8831 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8832 ((INSTANCE) == TIM8) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8833 ((INSTANCE) == TIM9) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8834 ((INSTANCE) == TIM12))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8835
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8836 /********************** TIM Instances : 32 bit Counter ************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8837 #define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8838 ((INSTANCE) == TIM5))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8839
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8840 /***************** TIM Instances : external trigger input availabe ************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8841 #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8842 ((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8843 ((INSTANCE) == TIM3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8844 ((INSTANCE) == TIM4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8845 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8846 ((INSTANCE) == TIM8))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8847
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8848 /****************** TIM Instances : remapping capability **********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8849 #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8850 ((INSTANCE) == TIM5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8851 ((INSTANCE) == TIM11))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8852
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8853 /******************* TIM Instances : output(s) available **********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8854 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8855 ((((INSTANCE) == TIM1) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8856 (((CHANNEL) == TIM_CHANNEL_1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8857 ((CHANNEL) == TIM_CHANNEL_2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8858 ((CHANNEL) == TIM_CHANNEL_3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8859 ((CHANNEL) == TIM_CHANNEL_4))) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8860 || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8861 (((INSTANCE) == TIM2) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8862 (((CHANNEL) == TIM_CHANNEL_1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8863 ((CHANNEL) == TIM_CHANNEL_2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8864 ((CHANNEL) == TIM_CHANNEL_3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8865 ((CHANNEL) == TIM_CHANNEL_4))) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8866 || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8867 (((INSTANCE) == TIM3) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8868 (((CHANNEL) == TIM_CHANNEL_1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8869 ((CHANNEL) == TIM_CHANNEL_2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8870 ((CHANNEL) == TIM_CHANNEL_3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8871 ((CHANNEL) == TIM_CHANNEL_4))) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8872 || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8873 (((INSTANCE) == TIM4) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8874 (((CHANNEL) == TIM_CHANNEL_1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8875 ((CHANNEL) == TIM_CHANNEL_2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8876 ((CHANNEL) == TIM_CHANNEL_3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8877 ((CHANNEL) == TIM_CHANNEL_4))) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8878 || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8879 (((INSTANCE) == TIM5) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8880 (((CHANNEL) == TIM_CHANNEL_1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8881 ((CHANNEL) == TIM_CHANNEL_2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8882 ((CHANNEL) == TIM_CHANNEL_3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8883 ((CHANNEL) == TIM_CHANNEL_4))) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8884 || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8885 (((INSTANCE) == TIM8) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8886 (((CHANNEL) == TIM_CHANNEL_1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8887 ((CHANNEL) == TIM_CHANNEL_2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8888 ((CHANNEL) == TIM_CHANNEL_3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8889 ((CHANNEL) == TIM_CHANNEL_4))) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8890 || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8891 (((INSTANCE) == TIM9) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8892 (((CHANNEL) == TIM_CHANNEL_1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8893 ((CHANNEL) == TIM_CHANNEL_2))) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8894 || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8895 (((INSTANCE) == TIM10) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8896 (((CHANNEL) == TIM_CHANNEL_1))) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8897 || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8898 (((INSTANCE) == TIM11) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8899 (((CHANNEL) == TIM_CHANNEL_1))) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8900 || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8901 (((INSTANCE) == TIM12) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8902 (((CHANNEL) == TIM_CHANNEL_1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8903 ((CHANNEL) == TIM_CHANNEL_2))) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8904 || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8905 (((INSTANCE) == TIM13) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8906 (((CHANNEL) == TIM_CHANNEL_1))) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8907 || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8908 (((INSTANCE) == TIM14) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8909 (((CHANNEL) == TIM_CHANNEL_1))))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8910
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8911 /************ TIM Instances : complementary output(s) available ***************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8912 #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8913 ((((INSTANCE) == TIM1) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8914 (((CHANNEL) == TIM_CHANNEL_1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8915 ((CHANNEL) == TIM_CHANNEL_2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8916 ((CHANNEL) == TIM_CHANNEL_3))) \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8917 || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8918 (((INSTANCE) == TIM8) && \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8919 (((CHANNEL) == TIM_CHANNEL_1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8920 ((CHANNEL) == TIM_CHANNEL_2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8921 ((CHANNEL) == TIM_CHANNEL_3))))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8922
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8923 /******************** USART Instances : Synchronous mode **********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8924 #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8925 ((INSTANCE) == USART2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8926 ((INSTANCE) == USART3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8927 ((INSTANCE) == USART6))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8928
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8929 /******************** UART Instances : Asynchronous mode **********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8930 #define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8931 ((INSTANCE) == USART2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8932 ((INSTANCE) == USART3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8933 ((INSTANCE) == UART4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8934 ((INSTANCE) == UART5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8935 ((INSTANCE) == USART6) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8936 ((INSTANCE) == UART7) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8937 ((INSTANCE) == UART8))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8938
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8939 /****************** UART Instances : Hardware Flow control ********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8940 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8941 ((INSTANCE) == USART2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8942 ((INSTANCE) == USART3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8943 ((INSTANCE) == USART6))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8944
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8945 /********************* UART Instances : Smard card mode ***********************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8946 #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8947 ((INSTANCE) == USART2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8948 ((INSTANCE) == USART3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8949 ((INSTANCE) == USART6))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8950
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8951 /*********************** UART Instances : IRDA mode ***************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8952 #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8953 ((INSTANCE) == USART2) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8954 ((INSTANCE) == USART3) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8955 ((INSTANCE) == UART4) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8956 ((INSTANCE) == UART5) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8957 ((INSTANCE) == USART6) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8958 ((INSTANCE) == UART7) || \
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8959 ((INSTANCE) == UART8))
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8960
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8961 /****************************** IWDG Instances ********************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8962 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8963
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8964 /****************************** WWDG Instances ********************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8965 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8966
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8967 /****************************** SDIO Instances ********************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8968 #define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8969
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8970 /****************************** USB Exported Constants ************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8971 #define USB_OTG_FS_HOST_MAX_CHANNEL_NBR 8
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8972 #define USB_OTG_FS_MAX_IN_ENDPOINTS 4 /* Including EP0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8973 #define USB_OTG_FS_MAX_OUT_ENDPOINTS 4 /* Including EP0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8974 #define USB_OTG_FS_TOTAL_FIFO_SIZE 1280 /* in Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8975
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8976 #define USB_OTG_HS_HOST_MAX_CHANNEL_NBR 12
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8977 #define USB_OTG_HS_MAX_IN_ENDPOINTS 6 /* Including EP0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8978 #define USB_OTG_HS_MAX_IN_ENDPOINTS 6 /* Including EP0 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8979 #define USB_OTG_HS_TOTAL_FIFO_SIZE 4096 /* in Bytes */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8980
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8981 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8982 /* For a painless codes migration between the STM32F4xx device product */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8983 /* lines, the aliases defined below are put in place to overcome the */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8984 /* differences in the interrupt handlers and IRQn definitions. */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8985 /* No need to update developed interrupt code when moving across */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8986 /* product lines within the same STM32F4 Family */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8987 /******************************************************************************/
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8988
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8989 /* Aliases for __IRQn */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8990 #define FSMC_IRQn FMC_IRQn
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8991
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8992 /* Aliases for __IRQHandler */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8993 #define FSMC_IRQHandler FMC_IRQHandler
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8994
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8995 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8996 * @}
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8997 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8998
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
8999 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9000 * @}
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9001 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9002
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9003 /**
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9004 * @}
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9005 */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9006
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9007 #ifdef __cplusplus
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9008 }
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9009 #endif /* __cplusplus */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9010
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9011 #endif /* __STM32F429xx_H */
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9012
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9013
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9014
5f11787b4f42 include in ostc4 repository
heinrichsweikamp
parents:
diff changeset
9015 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/