annotate wiki/Detailed CPU2-RTE Project.md @ 1046:1d7c7a36df15 GasConsumption

Bugfix OSTC5 BT and enabling fast mode: The OSTC5 BT was operating at default speed of 115200. To enable the faster communication some init steps have been added to set speed to 460800. Having the UART enabled while the module was shut down caused problems during initialisation. To avoid these the BT UART is now initialized after the the module is powered on and deinitialized while the module is switched off.
author Ideenmodellierer
date Fri, 14 Nov 2025 18:54:20 +0100
parents 0e7c16dd774d
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
489
0e7c16dd774d add wiki sub-directory
heinrichsweikamp
parents:
diff changeset
1 # How to Create From Scratch a Project for _CPU2-RTE_ Code #
0e7c16dd774d add wiki sub-directory
heinrichsweikamp
parents:
diff changeset
2
0e7c16dd774d add wiki sub-directory
heinrichsweikamp
parents:
diff changeset
3 Follow the same procedure than for [CPU1](Detailed CPU1-Discovery Project.md), with changes:
0e7c16dd774d add wiki sub-directory
heinrichsweikamp
parents:
diff changeset
4
0e7c16dd774d add wiki sub-directory
heinrichsweikamp
parents:
diff changeset
5 - Create a new _board_ for processor:
0e7c16dd774d add wiki sub-directory
heinrichsweikamp
parents:
diff changeset
6 > Series: `STM32F4`
0e7c16dd774d add wiki sub-directory
heinrichsweikamp
parents:
diff changeset
7 > Mcu: `STM32F411xE`
0e7c16dd774d add wiki sub-directory
heinrichsweikamp
parents:
diff changeset
8 > Debug: `JTAG`
0e7c16dd774d add wiki sub-directory
heinrichsweikamp
parents:
diff changeset
9
0e7c16dd774d add wiki sub-directory
heinrichsweikamp
parents:
diff changeset
10 - Add `Small_CPU` linked source directory (instead of _Discovery_)
0e7c16dd774d add wiki sub-directory
heinrichsweikamp
parents:
diff changeset
11
0e7c16dd774d add wiki sub-directory
heinrichsweikamp
parents:
diff changeset
12 - Use linker script `OSTC4/Small_CPU/CPU2-F411.ld`