annotate code_part1/OSTC_code_asm_part1/i2c_eeprom.asm @ 214:8a0bbe43df65

(altimeter restart: fix bank addressing)
author JeanDo
date Wed, 23 Feb 2011 00:53:56 +0100
parents 055977afc2f9
children dee88c962653
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
1
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
2 ; OSTC - diving computer code
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
3 ; Copyright (C) 2008 HeinrichsWeikamp GbR
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
4 ; This program is free software: you can redistribute it and/or modify
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
5 ; it under the terms of the GNU General Public License as published by
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
6 ; the Free Software Foundation, either version 3 of the License, or
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
7 ; (at your option) any later version.
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
8 ; This program is distributed in the hope that it will be useful,
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
9 ; but WITHOUT ANY WARRANTY; without even the implied warranty of
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
10 ; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
11 ; GNU General Public License for more details.
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
12 ; You should have received a copy of the GNU General Public License
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
13 ; along with this program. If not, see <http://www.gnu.org/licenses/>.
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
14 ; provides routines for external EEPROM via I2C
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
15 ; written by: Matthias Heinrichs, info@heinrichsweikamp.com
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
16 ; written: 10/30/05
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
17 ; last updated: 08/21/06
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
18 ; known bugs:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
19 ; ToDo: use 2nd 32KB from external EEPROM for something
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
20
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
21 incf_eeprom_address macro ext_ee_temp1 ; Will increase eeprom_address:2 with the 8Bit value "ext_ee_temp1" and takes
148
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
22 movlw ext_ee_temp1 ; care of bank switching at 0x8000
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
23 call incf_eeprom_address0
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
24 endm
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
25
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
26 incf_eeprom_address0:
148
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
27 addwf eeprom_address+0,F ; increase address
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
28 movlw d'0'
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
29 addwfc eeprom_address+1,F
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
30
148
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
31 btfss eeprom_address+1,7 ; at address 8000?
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
32 return ; No, continue
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
33
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
34 ; Yes, clear eeprom_address:2
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
35 clrf eeprom_address+0 ; Clear eeprom address
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
36 clrf eeprom_address+1
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
37 return ; Done.
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
38
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
39 ;=============================================================================
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
40 ; Will decrease eeprom_address:2 with the 8Bit value "ext_ee_temp1" and takes
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
41 ; care of bank switching at 0x8000
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
42
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
43 decf_eeprom_address macro ext_ee_temp1
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
44 movlw ext_ee_temp1
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
45 call decf_eeprom_address0
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
46 endm
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
47
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
48 decf_eeprom_address0:
148
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
49 subwf eeprom_address+0,F ; decrease address: do a 16-8bits substract.
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
50 movlw d'0'
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
51 subwfb eeprom_address+1,F
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
52
148
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
53 btfss eeprom_address+1,7 ; at address 8000?
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
54 return ; No, done.
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
55
148
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
56 movlw b'01111111' ; yes, reset highbyte
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
57 movwf eeprom_address+1
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
58 return ; Done.
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
59
055977afc2f9 Make loogbook search twice faster.
JeanDo
parents: 83
diff changeset
60 ;=============================================================================
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
61
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
62 write_external_eeprom: ; data in WREG
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
63 ; increase address eeprom_address+0:eeprom_address+1 after write
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
64 ; with banking after 7FFF
81
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
65 #ifdef TESTING
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
66 ; When Simulating with MPLabSIM, there is no way to emulate external EEPROM...
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
67 return
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
68 #endif
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
69
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
70 rcall I2CWRITE ; writes WREG into EEPROM@eeprom_address
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
71 movlw d'1' ; increase address
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
72 addwf eeprom_address+0,F
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
73 movlw d'0'
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
74 addwfc eeprom_address+1,F
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
75 bcf eeprom_overflow
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
76 btfss eeprom_address+1,7 ; at address 8000?
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
77 return ; no, return
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
78
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
79 clrf eeprom_address+0 ; Clear eeprom address
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
80 clrf eeprom_address+1
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
81 bsf eeprom_overflow ; and set overflow bit
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
82 return
83
3e351e25f5d1 adding anti-aliased fonts frame and merging some patches from Jeando
heinrichsweikamp
parents: 81
diff changeset
83
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
84 write_external_eeprom_block: ; Writes a block of 64Byte (one page in external EEPROM without stop condition
81
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
85 #ifdef TESTING
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
86 ; When Simulating with MPLabSIM, there is no way to emulate external EEPROM...
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
87 return
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
88 #endif
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
89
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
90 btfsc eeprom_blockwrite ; Blockwrite continue?
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
91 rcall I2CWRITE_BLOCK2
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
92 btfss eeprom_blockwrite ; Blockwrite start?
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
93 rcall I2CWRITE_BLOCK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
94 bsf eeprom_blockwrite ; After the start, do blockwriting for the next 63Bytes!
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
95
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
96 movlw d'0' ; increase address
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
97 incf eeprom_address+0,F
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
98 addwfc eeprom_address+1,F
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
99 bcf eeprom_overflow
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
100
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
101 btfss eeprom_address+1,7 ; at address 8000
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
102 return ; no, return
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
103
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
104 clrf eeprom_address+0 ; Clear eeprom address
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
105 clrf eeprom_address+1
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
106 bsf eeprom_overflow ; and set overflow bit
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
107 return
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
108 I2CWRITE_BLOCK:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
109 movwf ext_ee_temp1 ; Data byte in WREG
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
110 bsf SSPCON2,SEN ; Start condition
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
111 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
112 movlw b'10100110' ; Bit0=0: WRITE, Bit0=1: READ
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
113 movwf SSPBUF ; control byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
114 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
115 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
116 movff eeprom_address+1,SSPBUF ; High Address byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
117 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
118 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
119 movff eeprom_address+0,SSPBUF ; Low Address byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
120 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
121 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
122 I2CWRITE_BLOCK2:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
123 movff ext_ee_temp1, SSPBUF ; Data Byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
124 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
125 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
126 return
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
127
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
128
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
129 get_free_EEPROM_location: ; Searches 0xFD, 0xFD, 0xFE and sets Pointer to 0xFE
81
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
130
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
131 #ifdef TESTING
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
132 ; In testing mode, find 0x100 (internal EEPROM) as the first free location...
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
133 clrf eeprom_address+0 ; Not found in entire EEPROM, set to address 0
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
134 movlw 0x1
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
135 movwf eeprom_address+1
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
136 return
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
137 #endif
31fa973a70fd Kludges to emulate inexisting devices when debugged with the MPLAB software SIMulator.
JeanDo
parents: 53
diff changeset
138
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
139 clrf ext_ee_temp1 ; low address counter
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
140 clrf ext_ee_temp2 ; high address counter
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
141 bcf second_FD ; clear flags
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
142 bcf first_FD
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
143 get_free_EEPROM_location3:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
144 bsf SSPCON2, PEN ; Stop condition
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
145 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
146 bsf SSPCON2,SEN ; Start condition
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
147 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
148 movlw b'10100110' ; Bit0=0: WRITE, Bit0=1: READ
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
149 movwf SSPBUF ; control byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
150 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
151 btfsc SSPCON2,ACKSTAT
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
152 bra get_free_EEPROM_location3 ; EEPROM NOT acknowledged, retry!
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
153
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
154 movff ext_ee_temp2,SSPBUF ; High Address byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
155 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
156 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
157 movff ext_ee_temp1,SSPBUF ; Low Address byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
158 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
159 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
160
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
161 bsf SSPCON2,RSEN ; Start condition
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
162 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
163 movlw b'10100111' ; Bit0=0: WRITE, Bit0=1: READ
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
164 movwf SSPBUF ; control byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
165 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
166 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
167
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
168 get_free_EEPROM_location2:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
169 bsf SSPCON2, RCEN ; Enable recieve mode
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
170 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
171 btfsc first_FD
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
172 bra test_2nd_FD
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
173 bsf first_FD ; found first 0xFD?
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
174 movlw 0xFD
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
175 cpfseq SSPBUF
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
176 bcf first_FD ; No
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
177 bra get_free_EEPROM_location2c
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
178
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
179 test_2nd_FD:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
180 btfsc second_FD
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
181 bra test_FE
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
182 bsf second_FD ; found second 0xFD?
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
183 movlw 0xFD
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
184 cpfseq SSPBUF
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
185 bra get_free_EEPROM_location2b ;No, clear both flags
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
186 bra get_free_EEPROM_location2c
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
187 test_FE:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
188 movlw 0xFE ; found the final 0xFE?
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
189 cpfseq SSPBUF
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
190 bra get_free_EEPROM_location2b ;No, clear both flags
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
191 movff ext_ee_temp1,eeprom_address+0 ;Yes, copy ext_ee_temp1->eeprom_address+0 and
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
192 movff ext_ee_temp2,eeprom_address+1 ;ext_ee_temp2->eeprom_address+1
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
193 bra get_free_EEPROM_location4 ; Done.
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
194
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
195 get_free_EEPROM_location2b:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
196 bcf second_FD ; clear both flags!
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
197 bcf first_FD
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
198 get_free_EEPROM_location2c:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
199 movlw d'1' ; and increase search address
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
200 addwf ext_ee_temp1,F
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
201 movlw d'0'
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
202 addwfc ext_ee_temp2,F
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
203
42
da553e5c7a90 1.63 in work
heinrichsweikamp
parents: 21
diff changeset
204 btfsc ext_ee_temp2,7 ; 0x8000 reached?
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
205 bra get_free_EEPROM_location3b ; yes
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
206
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
207 bsf SSPCON2, ACKEN ; no, send Ack
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
208 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
209 bra get_free_EEPROM_location2 ; and continue search
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
210 get_free_EEPROM_location3b:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
211 clrf eeprom_address+0 ; Not found in entire EEPROM, set to address 0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
212 clrf eeprom_address+1
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
213 get_free_EEPROM_location4:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
214 bsf SSPCON2, PEN ; Stop
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
215 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
216
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
217 bcf second_FD ; clear flags
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
218 bcf first_FD
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
219 return ; return
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
220
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
221
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
222 I2CREAD:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
223 bsf SSPCON2, PEN ; Stop
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
224 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
225 bsf SSPCON2,SEN ; Start condition
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
226 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
227 movlw b'10100110' ; Bit0=0: WRITE, Bit0=1: READ
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
228 movwf SSPBUF ; control byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
229 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
230 btfsc SSPCON2,ACKSTAT
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
231 bra I2CREAD ; EEPROM NOT acknowledged, retry!
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
232 movff eeprom_address+1,SSPBUF ; High Address byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
233 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
234 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
235 movff eeprom_address+0,SSPBUF ; Low Address byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
236 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
237 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
238
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
239 bsf SSPCON2,RSEN ; Start condition
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
240 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
241 movlw b'10100111' ; Bit0=0: WRITE, Bit0=1: READ
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
242 movwf SSPBUF ; control byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
243 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
244 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
245
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
246 bsf SSPCON2, RCEN ; Enable recieve mode
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
247 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
248 movf SSPBUF,W ; copy read byte into WREG
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
249 bsf SSPCON2, PEN ; Stop
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
250 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
251 return
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
252
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
253 I2CREAD2: ; same as I2CREAD but with automatic address increase
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
254 rcall I2CREAD
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
255 movlw d'1'
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
256 addwf eeprom_address+0,F
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
257 movlw d'0'
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
258 addwfc eeprom_address+1,F
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
259 bcf eeprom_overflow
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
260 btfss eeprom_address+1,7 ; at 0x8000?
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
261 return ; no, return
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
262
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
263 clrf eeprom_address+0 ; Yes, clear address
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
264 clrf eeprom_address+1
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
265 bsf eeprom_overflow ; and set overflow bit
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
266 return
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
267
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
268 I2CWRITE:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
269 movwf ext_ee_temp1 ; Data byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
270 bsf SSPCON2,SEN ; Start condition
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
271 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
272 movlw b'10100110' ; Bit0=0: WRITE, Bit0=1: READ
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
273 movwf SSPBUF ; control byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
274 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
275 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
276 movff eeprom_address+1,SSPBUF ; High Address byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
277 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
278 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
279 movff eeprom_address+0,SSPBUF ; Low Address byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
280 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
281 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
282 movff ext_ee_temp1, SSPBUF ; Data Byte
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
283 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
284 rcall I2C_WaitforACK
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
285 bsf SSPCON2,PEN ; Stop condition
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
286 rcall WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
287 WAITMS d'6' ; Write delay
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
288 return
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
289
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
290 I2C_WaitforACK:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
291 btfsc SSPCON2,ACKSTAT ; checks for ACK bit from slave
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
292 rcall I2CFail
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
293 return
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
294
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
295 I2CFail:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
296 ostc_debug 'M' ; Sends debug-information to screen if debugmode active
21
73014f788032 1.60 stable rc1
heinrichsweikamp
parents: 0
diff changeset
297 bsf LED_red
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
298 rcall I2CReset ; I2C Reset
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
299 bcf PIR1,SSPIF
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
300 clrf i2c_temp
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
301 return
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
302
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
303 WaitMSSP:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
304 decfsz i2c_temp,F ; check for timeout during I2C action
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
305 bra WaitMSSP2
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
306 bra I2CFail ; timeout occured
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
307 WaitMSSP2:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
308 btfss PIR1,SSPIF
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
309 bra WaitMSSP
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
310 clrf i2c_temp
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
311 bcf PIR1,SSPIF
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
312 return
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
313
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
314 I2CReset: ; Something went wrong (Slave holds SDA low?)
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
315 clrf SSPCON1 ; wake-up slave and reset entire module
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
316 ostc_debug 'N' ; Sends debug-information to screen if debugmode active
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
317 clrf SSPCON2
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
318 clrf SSPSTAT
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
319 bcf TRISC,3 ; SCL OUTPUT
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
320 bsf TRISC,4 ; SDA Input
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
321 bcf PORTC,3
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
322 movlw d'9'
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
323 movwf i2c_temp ; clock-out 9 clock cycles manually
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
324 I2CReset_1:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
325 bsf PORTC,3 ; SCL=1
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
326 nop
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
327 btfsc PORTC,4 ; SDA=1?
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
328 bra I2CReset_2 ; =1, SDA has been released from slave
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
329 bcf PORTC,3 ; SCL=0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
330 bcf PORTC,3
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
331 decfsz i2c_temp,F
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
332 bra I2CReset_1 ; check for nine clock cycles
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
333 I2CReset_2:
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
334 bsf TRISC,3 ; SCL Input
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
335 clrf SSPCON1 ; set I²C Mode
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
336 WAITMS d'10' ; Reset-Timeout for I2C devices
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
337 movlw b'00000000'
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
338 movwf SSPSTAT
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
339 movlw b'00101000'
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
340 movwf SSPCON1
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
341 movlw b'00000000'
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
342 movwf SSPCON2
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
343 movlw d'8' ; 400kHz I2C clock @ 16MHz Fcy
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
344 movwf SSPADD
21
73014f788032 1.60 stable rc1
heinrichsweikamp
parents: 0
diff changeset
345 bcf LED_red
0
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
346 ostc_debug 'O' ; Sends debug-information to screen if debugmode active
96a35aeda5f2 Initial setup
heinrichsweikamp
parents:
diff changeset
347 return
53
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
348
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
349 ;I2C_TX:
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
350 ; movwf i2c_temp2 ; Data byte
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
351 ; bsf SSPCON2,SEN ; Start condition
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
352 ; rcall WaitMSSP
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
353 ; movlw b'10010000' ; Bit0=0: WRITE, Bit0=1: READ
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
354 ; movwf SSPBUF ; control byte
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
355 ; rcall WaitMSSP
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
356 ; rcall I2C_WaitforACK
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
357 ; movff i2c_temp2, SSPBUF ; Data Byte
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
358 ; rcall WaitMSSP
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
359 ; rcall I2C_WaitforACK
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
360 ; bsf SSPCON2,PEN ; Stop condition
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
361 ; rcall WaitMSSP
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
362 ; return
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
363 ;I2C_RX:
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
364 ; bcf PIR1,SSPIF
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
365 ; bsf SSPCON2,SEN ; Start condition
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
366 ; rcall WaitMSSP
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
367 ; movlw b'10010001' ; Bit0=0: WRITE, Bit0=1: READ
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
368 ; movwf SSPBUF ; control byte
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
369 ; rcall WaitMSSP
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
370 ; rcall I2C_WaitforACK
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
371 ; bsf SSPCON2, RCEN ; Enable recieve mode
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
372 ; rcall WaitMSSP
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
373 ; movff SSPBUF,i2c_temp2 ; Data Byte
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
374 ; bsf SSPCON2,ACKEN ; Master acknowlegde
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
375 ; rcall WaitMSSP
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
376 ; bsf SSPCON2,PEN ; Stop condition
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
377 ; rcall WaitMSSP
263348f83485 1.70 cleaning the code
heinrichsweikamp
parents: 42
diff changeset
378 ; return