annotate src/isr.asm @ 185:f515712d8cd6

BUGFIX: Check min and max values after PC configuration properly
author heinrichsweikamp
date Sat, 18 Oct 2014 10:03:28 +0200
parents 39f6c07ce2f6
children 669b5d00706d
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
heinrichsweikamp
parents:
diff changeset
1 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
2 ;
heinrichsweikamp
parents:
diff changeset
3 ; File isr.asm
heinrichsweikamp
parents:
diff changeset
4 ;
heinrichsweikamp
parents:
diff changeset
5 ; INTERUPT subroutines
heinrichsweikamp
parents:
diff changeset
6 ;
heinrichsweikamp
parents:
diff changeset
7 ; Copyright (c) 2011, JD Gascuel, HeinrichsWeikamp, all right reserved.
heinrichsweikamp
parents:
diff changeset
8 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
9 ; HISTORY
heinrichsweikamp
parents:
diff changeset
10 ; 2011-05-24 : [jDG] Cleanups from initial Matthias code.
heinrichsweikamp
parents:
diff changeset
11
heinrichsweikamp
parents:
diff changeset
12 #include "ostc3.inc"
heinrichsweikamp
parents:
diff changeset
13 #include "shared_definitions.h" ; Mailbox from/to p2_deco.c
heinrichsweikamp
parents:
diff changeset
14 #include "ms5541.inc"
heinrichsweikamp
parents:
diff changeset
15 #include "adc_lightsensor.inc"
heinrichsweikamp
parents:
diff changeset
16
heinrichsweikamp
parents:
diff changeset
17 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
18
heinrichsweikamp
parents:
diff changeset
19 extern start
heinrichsweikamp
parents:
diff changeset
20
heinrichsweikamp
parents:
diff changeset
21 isr_high CODE 0x0008 ;High Priority Interrups
heinrichsweikamp
parents:
diff changeset
22 bra HighInt
heinrichsweikamp
parents:
diff changeset
23 nop
heinrichsweikamp
parents:
diff changeset
24 nop
heinrichsweikamp
parents:
diff changeset
25 nop
heinrichsweikamp
parents:
diff changeset
26 nop
heinrichsweikamp
parents:
diff changeset
27 nop
heinrichsweikamp
parents:
diff changeset
28 nop
heinrichsweikamp
parents:
diff changeset
29 bra HighInt
heinrichsweikamp
parents:
diff changeset
30
heinrichsweikamp
parents:
diff changeset
31 isr_low CODE 0x00018 ;Low Priority Interrups
heinrichsweikamp
parents:
diff changeset
32 ; *** low priority interrupts not used
heinrichsweikamp
parents:
diff changeset
33 retfie FAST ; Restores BSR, STATUS and WREG
heinrichsweikamp
parents:
diff changeset
34
heinrichsweikamp
parents:
diff changeset
35 HighInt:
heinrichsweikamp
parents:
diff changeset
36 movff PRODL,isr_prod+0
heinrichsweikamp
parents:
diff changeset
37 movff PRODH,isr_prod+1
heinrichsweikamp
parents:
diff changeset
38
heinrichsweikamp
parents:
diff changeset
39 ; Buttons
heinrichsweikamp
parents:
diff changeset
40 btfsc PIR1,TMR1IF ; Timer1 INT (Button hold-down Timer)
heinrichsweikamp
parents:
diff changeset
41 rcall timer1int
heinrichsweikamp
parents:
diff changeset
42 btfsc INTCON,INT0IF ; Buttons
heinrichsweikamp
parents:
diff changeset
43 rcall isr_switch_right
heinrichsweikamp
parents:
diff changeset
44 btfsc INTCON3,INT1IF ; Buttons
heinrichsweikamp
parents:
diff changeset
45 rcall isr_switch_left
heinrichsweikamp
parents:
diff changeset
46
heinrichsweikamp
parents:
diff changeset
47 ; IR-Link
113
heinrichsweikamp
parents: 50
diff changeset
48 btfsc PIR3,RC2IF ; UART2
heinrichsweikamp
parents: 50
diff changeset
49 rcall isr_uart2 ; IR-Link
0
heinrichsweikamp
parents:
diff changeset
50 btfsc PIR2,TMR3IF ; Timer 3
heinrichsweikamp
parents:
diff changeset
51 rcall isr_timer3 ; IR-Link Timeout
113
heinrichsweikamp
parents: 50
diff changeset
52
heinrichsweikamp
parents: 50
diff changeset
53 ; Pressure sensor and others
heinrichsweikamp
parents: 50
diff changeset
54 btfsc PIR5,TMR7IF ; Timer 7
heinrichsweikamp
parents: 50
diff changeset
55 rcall isr_tmr7 ; Every 62,5ms
heinrichsweikamp
parents: 50
diff changeset
56
0
heinrichsweikamp
parents:
diff changeset
57 ; RTCC
heinrichsweikamp
parents:
diff changeset
58 btfsc PIR3,RTCCIF ; Real-time-clock interrupt
heinrichsweikamp
parents:
diff changeset
59 rcall isr_rtcc ; May return in bank common!
heinrichsweikamp
parents:
diff changeset
60
heinrichsweikamp
parents:
diff changeset
61 movff isr_prod+1,PRODH
heinrichsweikamp
parents:
diff changeset
62 movff isr_prod+0,PRODL
heinrichsweikamp
parents:
diff changeset
63 retfie FAST ; Restores BSR, STATUS and WREG
heinrichsweikamp
parents:
diff changeset
64
heinrichsweikamp
parents:
diff changeset
65 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
66
heinrichsweikamp
parents:
diff changeset
67 isr_uart2: ; IR-Link
heinrichsweikamp
parents:
diff changeset
68 banksel RCREG2
heinrichsweikamp
parents:
diff changeset
69 movf RCREG2,W
heinrichsweikamp
parents:
diff changeset
70 bcf RCSTA2,CREN ; Clear receiver status
heinrichsweikamp
parents:
diff changeset
71 bsf RCSTA2,CREN
heinrichsweikamp
parents:
diff changeset
72 banksel isr_backup
heinrichsweikamp
parents:
diff changeset
73 incf ir_counter,F ; Increase counter
heinrichsweikamp
parents:
diff changeset
74 movff ir_counter,isr1_temp ; Copy
heinrichsweikamp
parents:
diff changeset
75 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
76 movwf ir_buffer+.0
heinrichsweikamp
parents:
diff changeset
77 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
78 movwf ir_buffer+.1
heinrichsweikamp
parents:
diff changeset
79 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
80 movwf ir_buffer+.2
heinrichsweikamp
parents:
diff changeset
81 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
82 movwf ir_buffer+.3
heinrichsweikamp
parents:
diff changeset
83 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
84 movwf ir_buffer+.4
heinrichsweikamp
parents:
diff changeset
85 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
86 movwf ir_buffer+.5
heinrichsweikamp
parents:
diff changeset
87 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
88 movwf ir_buffer+.6
heinrichsweikamp
parents:
diff changeset
89 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
90 movwf ir_buffer+.7
heinrichsweikamp
parents:
diff changeset
91 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
92 movwf ir_buffer+.8
heinrichsweikamp
parents:
diff changeset
93 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
94 movwf ir_buffer+.9
heinrichsweikamp
parents:
diff changeset
95 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
96 movwf ir_buffer+.10
heinrichsweikamp
parents:
diff changeset
97 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
98 movwf ir_buffer+.11
heinrichsweikamp
parents:
diff changeset
99 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
100 movwf ir_buffer+.12
heinrichsweikamp
parents:
diff changeset
101 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
102 movwf ir_buffer+.13
heinrichsweikamp
parents:
diff changeset
103 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
104 movwf ir_buffer+.14
heinrichsweikamp
parents:
diff changeset
105 dcfsnz isr1_temp,F
heinrichsweikamp
parents:
diff changeset
106 movwf ir_buffer+.15
113
heinrichsweikamp
parents: 50
diff changeset
107 dcfsnz isr1_temp,F
heinrichsweikamp
parents: 50
diff changeset
108 movwf ir_buffer+.16
heinrichsweikamp
parents: 50
diff changeset
109 dcfsnz isr1_temp,F
heinrichsweikamp
parents: 50
diff changeset
110 movwf ir_buffer+.17
heinrichsweikamp
parents: 50
diff changeset
111
0
heinrichsweikamp
parents:
diff changeset
112 clrf TMR3L ; Preload timer
heinrichsweikamp
parents:
diff changeset
113 movlw .253
heinrichsweikamp
parents:
diff changeset
114 movwf TMR3H
heinrichsweikamp
parents:
diff changeset
115 bsf T3CON,TMR3ON ; (Re)Start Timeout counter
heinrichsweikamp
parents:
diff changeset
116 return
heinrichsweikamp
parents:
diff changeset
117
heinrichsweikamp
parents:
diff changeset
118 isr_timer3: ; IR-Link Timeout
heinrichsweikamp
parents:
diff changeset
119 bcf T3CON,TMR3ON ; Stop Timer3
heinrichsweikamp
parents:
diff changeset
120 banksel isr_backup ; Select Bank0 for ISR data.
heinrichsweikamp
parents:
diff changeset
121 movlw .15
heinrichsweikamp
parents:
diff changeset
122 cpfseq ir_counter ; Got exact 15bytes?
heinrichsweikamp
parents:
diff changeset
123 bra isr_timer3_1 ; No, test for 16bytes
113
heinrichsweikamp
parents: 50
diff changeset
124 bra isr_timer3_ir ; Got 15 bytes, compute local checksum
0
heinrichsweikamp
parents:
diff changeset
125 isr_timer3_1:
heinrichsweikamp
parents:
diff changeset
126 movlw .16
heinrichsweikamp
parents:
diff changeset
127 cpfseq ir_counter ; Got exact 16bytes?
113
heinrichsweikamp
parents: 50
diff changeset
128 bra isr_timer3_2 ; No, test for 17bytes
0
heinrichsweikamp
parents:
diff changeset
129 tstfsz ir_buffer+.15 ; Last byte=0x00
heinrichsweikamp
parents:
diff changeset
130 bra isr_timer3_exit ; No, exit
113
heinrichsweikamp
parents: 50
diff changeset
131 bra isr_timer3_ir ; Got 16 bytes, compute local checksum
heinrichsweikamp
parents: 50
diff changeset
132 isr_timer3_2:
heinrichsweikamp
parents: 50
diff changeset
133 movlw .17
heinrichsweikamp
parents: 50
diff changeset
134 cpfseq ir_counter ; Got exact 17bytes?
heinrichsweikamp
parents: 50
diff changeset
135 bra isr_timer3_exit ; No, exit
heinrichsweikamp
parents: 50
diff changeset
136 bra isr_timer3_s8 ; S8 data
0
heinrichsweikamp
parents:
diff changeset
137
113
heinrichsweikamp
parents: 50
diff changeset
138 isr_timer3_ir: ; IR input
0
heinrichsweikamp
parents:
diff changeset
139 movff ir_buffer+.0,PRODL
heinrichsweikamp
parents:
diff changeset
140 clrf PRODH
heinrichsweikamp
parents:
diff changeset
141 movf ir_buffer+.1,W
heinrichsweikamp
parents:
diff changeset
142 rcall isr_timer3_checksum
heinrichsweikamp
parents:
diff changeset
143 movf ir_buffer+.2,W
heinrichsweikamp
parents:
diff changeset
144 rcall isr_timer3_checksum
heinrichsweikamp
parents:
diff changeset
145 movf ir_buffer+.3,W
heinrichsweikamp
parents:
diff changeset
146 rcall isr_timer3_checksum
heinrichsweikamp
parents:
diff changeset
147 movf ir_buffer+.4,W
heinrichsweikamp
parents:
diff changeset
148 rcall isr_timer3_checksum
heinrichsweikamp
parents:
diff changeset
149 movf ir_buffer+.5,W
heinrichsweikamp
parents:
diff changeset
150 rcall isr_timer3_checksum
heinrichsweikamp
parents:
diff changeset
151 movf ir_buffer+.6,W
heinrichsweikamp
parents:
diff changeset
152 rcall isr_timer3_checksum
heinrichsweikamp
parents:
diff changeset
153 movf ir_buffer+.7,W
heinrichsweikamp
parents:
diff changeset
154 rcall isr_timer3_checksum
heinrichsweikamp
parents:
diff changeset
155 movf ir_buffer+.8,W
heinrichsweikamp
parents:
diff changeset
156 rcall isr_timer3_checksum
heinrichsweikamp
parents:
diff changeset
157 movf ir_buffer+.9,W
heinrichsweikamp
parents:
diff changeset
158 rcall isr_timer3_checksum
heinrichsweikamp
parents:
diff changeset
159 movf ir_buffer+.10,W
heinrichsweikamp
parents:
diff changeset
160 rcall isr_timer3_checksum
heinrichsweikamp
parents:
diff changeset
161 movf ir_buffer+.11,W
heinrichsweikamp
parents:
diff changeset
162 rcall isr_timer3_checksum
heinrichsweikamp
parents:
diff changeset
163 movf ir_buffer+.12,W
heinrichsweikamp
parents:
diff changeset
164 rcall isr_timer3_checksum
heinrichsweikamp
parents:
diff changeset
165
heinrichsweikamp
parents:
diff changeset
166 ; Compare checksum
heinrichsweikamp
parents:
diff changeset
167 movf ir_buffer+.13,W
heinrichsweikamp
parents:
diff changeset
168 cpfseq PRODL ; Checksum ok?
heinrichsweikamp
parents:
diff changeset
169 bra isr_timer3_exit ; No, exit
heinrichsweikamp
parents:
diff changeset
170 movf ir_buffer+.14,W
heinrichsweikamp
parents:
diff changeset
171 cpfseq PRODH ; Checksum ok?
heinrichsweikamp
parents:
diff changeset
172 bra isr_timer3_exit ; No, exit
heinrichsweikamp
parents:
diff changeset
173
heinrichsweikamp
parents:
diff changeset
174 ; Checksum OK, copy results
heinrichsweikamp
parents:
diff changeset
175 movff ir_buffer+.1,hud_status_byte
heinrichsweikamp
parents:
diff changeset
176 movff ir_buffer+.2,o2_mv_sensor1+0
heinrichsweikamp
parents:
diff changeset
177 movff ir_buffer+.3,o2_mv_sensor1+1
heinrichsweikamp
parents:
diff changeset
178 movff ir_buffer+.4,o2_mv_sensor2+0
heinrichsweikamp
parents:
diff changeset
179 movff ir_buffer+.5,o2_mv_sensor2+1
heinrichsweikamp
parents:
diff changeset
180 movff ir_buffer+.6,o2_mv_sensor3+0
heinrichsweikamp
parents:
diff changeset
181 movff ir_buffer+.7,o2_mv_sensor3+1
heinrichsweikamp
parents:
diff changeset
182 movff ir_buffer+.8,o2_ppo2_sensor1
heinrichsweikamp
parents:
diff changeset
183 movff ir_buffer+.9,o2_ppo2_sensor2
heinrichsweikamp
parents:
diff changeset
184 movff ir_buffer+.10,o2_ppo2_sensor3
heinrichsweikamp
parents:
diff changeset
185 movff ir_buffer+.11,hud_battery_mv+0
heinrichsweikamp
parents:
diff changeset
186 movff ir_buffer+.12,hud_battery_mv+1
heinrichsweikamp
parents:
diff changeset
187
heinrichsweikamp
parents:
diff changeset
188 movlw ir_timeout_value ; multiples of 62,5ms
heinrichsweikamp
parents:
diff changeset
189 movwf ir_timeout ; Reload timeout
heinrichsweikamp
parents:
diff changeset
190
heinrichsweikamp
parents:
diff changeset
191 isr_timer3_exit:
heinrichsweikamp
parents:
diff changeset
192 clrf ir_counter ; Clear pointer
heinrichsweikamp
parents:
diff changeset
193 bcf PIR2,TMR3IF ; Clear flag
heinrichsweikamp
parents:
diff changeset
194 return
heinrichsweikamp
parents:
diff changeset
195
heinrichsweikamp
parents:
diff changeset
196 isr_timer3_checksum:
heinrichsweikamp
parents:
diff changeset
197 addwf PRODL,F
heinrichsweikamp
parents:
diff changeset
198 movlw .0
heinrichsweikamp
parents:
diff changeset
199 addwfc PRODH,F
heinrichsweikamp
parents:
diff changeset
200 return
heinrichsweikamp
parents:
diff changeset
201
113
heinrichsweikamp
parents: 50
diff changeset
202 isr_timer3_s8: ; IR input
heinrichsweikamp
parents: 50
diff changeset
203 movff ir_buffer+.0,PRODL
heinrichsweikamp
parents: 50
diff changeset
204 clrf PRODH
heinrichsweikamp
parents: 50
diff changeset
205 movf ir_buffer+.1,W
heinrichsweikamp
parents: 50
diff changeset
206 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
207 movf ir_buffer+.2,W
heinrichsweikamp
parents: 50
diff changeset
208 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
209 movf ir_buffer+.3,W
heinrichsweikamp
parents: 50
diff changeset
210 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
211 movf ir_buffer+.4,W
heinrichsweikamp
parents: 50
diff changeset
212 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
213 movf ir_buffer+.5,W
heinrichsweikamp
parents: 50
diff changeset
214 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
215 movf ir_buffer+.6,W
heinrichsweikamp
parents: 50
diff changeset
216 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
217 movf ir_buffer+.7,W
heinrichsweikamp
parents: 50
diff changeset
218 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
219 movf ir_buffer+.8,W
heinrichsweikamp
parents: 50
diff changeset
220 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
221 movf ir_buffer+.9,W
heinrichsweikamp
parents: 50
diff changeset
222 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
223 movf ir_buffer+.10,W
heinrichsweikamp
parents: 50
diff changeset
224 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
225 movf ir_buffer+.11,W
heinrichsweikamp
parents: 50
diff changeset
226 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
227 movf ir_buffer+.12,W
heinrichsweikamp
parents: 50
diff changeset
228 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
229 movf ir_buffer+.13,W
heinrichsweikamp
parents: 50
diff changeset
230 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
231 movf ir_buffer+.14,W
heinrichsweikamp
parents: 50
diff changeset
232 rcall isr_timer3_checksum
heinrichsweikamp
parents: 50
diff changeset
233
heinrichsweikamp
parents: 50
diff changeset
234 ; Compare checksum
heinrichsweikamp
parents: 50
diff changeset
235 movf ir_buffer+.15,W
heinrichsweikamp
parents: 50
diff changeset
236 cpfseq PRODL ; Checksum ok?
heinrichsweikamp
parents: 50
diff changeset
237 bra isr_timer3_exit ; No, exit
heinrichsweikamp
parents: 50
diff changeset
238 movf ir_buffer+.16,W
heinrichsweikamp
parents: 50
diff changeset
239 cpfseq PRODH ; Checksum ok?
heinrichsweikamp
parents: 50
diff changeset
240 bra isr_timer3_exit ; No, exit
heinrichsweikamp
parents: 50
diff changeset
241
heinrichsweikamp
parents: 50
diff changeset
242 ; Checksum OK, copy results
heinrichsweikamp
parents: 50
diff changeset
243 movff ir_buffer+.3,hud_status_byte
heinrichsweikamp
parents: 50
diff changeset
244 movff ir_buffer+.13,hud_battery_mv+0
heinrichsweikamp
parents: 50
diff changeset
245 movff ir_buffer+.14,hud_battery_mv+1
heinrichsweikamp
parents: 50
diff changeset
246
heinrichsweikamp
parents: 50
diff changeset
247 banksel common
heinrichsweikamp
parents: 50
diff changeset
248 bsf new_s8_data_available ; set flag
heinrichsweikamp
parents: 50
diff changeset
249 banksel ir_timeout
heinrichsweikamp
parents: 50
diff changeset
250
heinrichsweikamp
parents: 50
diff changeset
251 movlw ir_timeout_value ; multiples of 62,5ms
heinrichsweikamp
parents: 50
diff changeset
252 movwf ir_timeout ; Reload timeout
heinrichsweikamp
parents: 50
diff changeset
253 bra isr_timer3_exit ; Exit
heinrichsweikamp
parents: 50
diff changeset
254
heinrichsweikamp
parents: 50
diff changeset
255
0
heinrichsweikamp
parents:
diff changeset
256 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
257
heinrichsweikamp
parents:
diff changeset
258 isr_tmr7: ; each 62,5ms
heinrichsweikamp
parents:
diff changeset
259 bcf PIR5,TMR7IF ; clear flag
heinrichsweikamp
parents:
diff changeset
260 banksel 0xF16 ; Addresses, F16h through F5Fh, are also used by SFRs, but are not part of the Access RAM.
heinrichsweikamp
parents:
diff changeset
261 movlw .248
heinrichsweikamp
parents:
diff changeset
262 movwf TMR7H ; -> Rollover after 2048 cycles -> 62,5ms
heinrichsweikamp
parents:
diff changeset
263
heinrichsweikamp
parents:
diff changeset
264 banksel isr_backup
heinrichsweikamp
parents:
diff changeset
265 movf max_CCPR1L,W ; Dimm value
heinrichsweikamp
parents:
diff changeset
266 cpfseq CCPR1L ; = current PWM value?
heinrichsweikamp
parents:
diff changeset
267 rcall isr_dimm_tft ; No, adjust until max_CCPR1L=CCPR1L !
heinrichsweikamp
parents:
diff changeset
268
heinrichsweikamp
parents:
diff changeset
269 banksel isr_backup
heinrichsweikamp
parents:
diff changeset
270 decfsz ir_timeout,F ; IR Data still valid?
heinrichsweikamp
parents:
diff changeset
271 bra isr_tmr7_2 ; Yes, continue
heinrichsweikamp
parents:
diff changeset
272 ; timeout, clear IR-Data
heinrichsweikamp
parents:
diff changeset
273
heinrichsweikamp
parents:
diff changeset
274 movlw ir_timeout_value ; multiples of 62,5ms
heinrichsweikamp
parents:
diff changeset
275 movwf ir_timeout ; Reload timeout
heinrichsweikamp
parents:
diff changeset
276
heinrichsweikamp
parents:
diff changeset
277 banksel common
113
heinrichsweikamp
parents: 50
diff changeset
278 btfss c3_hardware
heinrichsweikamp
parents: 50
diff changeset
279 bra isr_tmr7_1a ; Always with normal ostc3 hardware
heinrichsweikamp
parents: 50
diff changeset
280 btfss s8_digital
heinrichsweikamp
parents: 50
diff changeset
281 bra isr_tmr7_2 ; only when digital
heinrichsweikamp
parents: 50
diff changeset
282 isr_tmr7_1a:
0
heinrichsweikamp
parents:
diff changeset
283 clrf o2_mv_sensor1+0
heinrichsweikamp
parents:
diff changeset
284 clrf o2_mv_sensor1+1
heinrichsweikamp
parents:
diff changeset
285 clrf o2_mv_sensor2+0
heinrichsweikamp
parents:
diff changeset
286 clrf o2_mv_sensor2+1
heinrichsweikamp
parents:
diff changeset
287 clrf o2_mv_sensor3+0
heinrichsweikamp
parents:
diff changeset
288 clrf o2_mv_sensor3+1
heinrichsweikamp
parents:
diff changeset
289 clrf hud_battery_mv+0
heinrichsweikamp
parents:
diff changeset
290 clrf hud_battery_mv+1
heinrichsweikamp
parents:
diff changeset
291 clrf hud_status_byte
heinrichsweikamp
parents:
diff changeset
292 clrf o2_ppo2_sensor1
heinrichsweikamp
parents:
diff changeset
293 clrf o2_ppo2_sensor2
heinrichsweikamp
parents:
diff changeset
294 clrf o2_ppo2_sensor3
heinrichsweikamp
parents:
diff changeset
295
heinrichsweikamp
parents:
diff changeset
296 isr_tmr7_2:
heinrichsweikamp
parents:
diff changeset
297 banksel common
heinrichsweikamp
parents:
diff changeset
298 btfss no_sensor_int ; No sensor interrupt (because it's addressed during sleep)
heinrichsweikamp
parents:
diff changeset
299 bra isr_sensor_state2 ; No, continue
heinrichsweikamp
parents:
diff changeset
300 banksel isr_backup ; Back to Bank0 ISR data
heinrichsweikamp
parents:
diff changeset
301 return
heinrichsweikamp
parents:
diff changeset
302
heinrichsweikamp
parents:
diff changeset
303 isr_set_speed_to_normal:
heinrichsweikamp
parents:
diff changeset
304 ; Set Speed to normal
heinrichsweikamp
parents:
diff changeset
305 movlw b'01110010'
heinrichsweikamp
parents:
diff changeset
306 movwf OSCCON ; 16MHz INTOSC
heinrichsweikamp
parents:
diff changeset
307 movlw b'00000000'
heinrichsweikamp
parents:
diff changeset
308 movwf OSCTUNE ; 4x PLL Disable (Bit6) - only works with 8 or 16MHz (=32 or 64MHz)
heinrichsweikamp
parents:
diff changeset
309 movlw b'00001101' ; 1:2 Postscaler, 1:4 Prescaler, Timer 2 start -> 1960Hz (no-flicker)
heinrichsweikamp
parents:
diff changeset
310 movwf T2CON
heinrichsweikamp
parents:
diff changeset
311 btfss OSCCON,HFIOFS
heinrichsweikamp
parents:
diff changeset
312 bra $-2 ; Wait until clock is stable
heinrichsweikamp
parents:
diff changeset
313 return
heinrichsweikamp
parents:
diff changeset
314
heinrichsweikamp
parents:
diff changeset
315 isr_sensor_state2:
heinrichsweikamp
parents:
diff changeset
316 banksel common
heinrichsweikamp
parents:
diff changeset
317 movff sensor_state_counter,WREG
heinrichsweikamp
parents:
diff changeset
318 btfss WREG,0 ; every 1/4 second
heinrichsweikamp
parents:
diff changeset
319 bsf quarter_second_update ; Set flag
heinrichsweikamp
parents:
diff changeset
320 movlw d'2'
heinrichsweikamp
parents:
diff changeset
321 cpfseq speed_setting ; Set to normal in case it's not already in normal speed mode
heinrichsweikamp
parents:
diff changeset
322 rcall isr_set_speed_to_normal
heinrichsweikamp
parents:
diff changeset
323 banksel isr_backup ; Back to Bank0 ISR data
heinrichsweikamp
parents:
diff changeset
324
heinrichsweikamp
parents:
diff changeset
325 incf sensor_state_counter,F ; counts to eight for state maschine
heinrichsweikamp
parents:
diff changeset
326
heinrichsweikamp
parents:
diff changeset
327 ; State 1: Clear flags and average registers, get temperature (51us) and start pressure integration (73,5us)
heinrichsweikamp
parents:
diff changeset
328 ; State 2: Get pressure (51us), start temperature integration (73,5us) and calculate temperature compensated pressure (233us)
heinrichsweikamp
parents:
diff changeset
329 ; State 3: Get temperature (51us) and start pressure integration (73,5us)
heinrichsweikamp
parents:
diff changeset
330 ; State 4: Get pressure (51us), start temperature integration (73,5us) and calculate temperature compensated pressure (233us)
heinrichsweikamp
parents:
diff changeset
331 ; State 5: Get temperature (51us) and start pressure integration (73,5us)
heinrichsweikamp
parents:
diff changeset
332 ; State 6: Get pressure (51us), start temperature integration (73,5us) and calculate temperature compensated pressure (233us)
heinrichsweikamp
parents:
diff changeset
333 ; State 7: Get temperature (51us) and start pressure integration (73,5us)
heinrichsweikamp
parents:
diff changeset
334 ; State 8: Get pressure (51us), start temperature integration (73,5us), calculate temperature compensated pressure (233us) and build average for half-second update of tempperature and pressure
heinrichsweikamp
parents:
diff changeset
335
heinrichsweikamp
parents:
diff changeset
336 movff sensor_state_counter,WREG ; WREG used as temp here...
heinrichsweikamp
parents:
diff changeset
337 dcfsnz WREG,F
heinrichsweikamp
parents:
diff changeset
338 bra sensor_int_state1_plus_restart ; Do State 1
heinrichsweikamp
parents:
diff changeset
339 dcfsnz WREG,F
heinrichsweikamp
parents:
diff changeset
340 bra sensor_int_state2 ; Do State 2
heinrichsweikamp
parents:
diff changeset
341 dcfsnz WREG,F
heinrichsweikamp
parents:
diff changeset
342 bra sensor_int_state1 ; Do State 3
heinrichsweikamp
parents:
diff changeset
343 dcfsnz WREG,F
heinrichsweikamp
parents:
diff changeset
344 bra sensor_int_state2 ; Do State 4
heinrichsweikamp
parents:
diff changeset
345 dcfsnz WREG,F
heinrichsweikamp
parents:
diff changeset
346 bra sensor_int_state1 ; Do State 5
heinrichsweikamp
parents:
diff changeset
347 dcfsnz WREG,F
heinrichsweikamp
parents:
diff changeset
348 bra sensor_int_state2 ; Do State 6
heinrichsweikamp
parents:
diff changeset
349 dcfsnz WREG,F
heinrichsweikamp
parents:
diff changeset
350 bra sensor_int_state1 ; Do State 7
heinrichsweikamp
parents:
diff changeset
351 ; bra sensor_int2_plus_average ; Do State 8
heinrichsweikamp
parents:
diff changeset
352 ;sensor_int2_plus_average:
heinrichsweikamp
parents:
diff changeset
353 ; First, do state2:
heinrichsweikamp
parents:
diff changeset
354 call get_pressure_value ; State2: Get pressure (51us)
heinrichsweikamp
parents:
diff changeset
355 call get_temperature_start ; and start temperature integration (73,5us)
heinrichsweikamp
parents:
diff changeset
356 call calculate_compensation ; calculate temperature compensated pressure (27us)
heinrichsweikamp
parents:
diff changeset
357 ; Build average
heinrichsweikamp
parents:
diff changeset
358 bcf STATUS,C ; clear carry bit.
heinrichsweikamp
parents:
diff changeset
359 rrcf amb_pressure_avg+1 ; amb_pressure sum / 2
heinrichsweikamp
parents:
diff changeset
360 rrcf amb_pressure_avg+0
heinrichsweikamp
parents:
diff changeset
361 bcf STATUS,C ; clear carry bit, twice.
heinrichsweikamp
parents:
diff changeset
362 rrcf amb_pressure_avg+1 ; amb_pressure sum / 4
heinrichsweikamp
parents:
diff changeset
363 rrcf amb_pressure_avg+0
heinrichsweikamp
parents:
diff changeset
364
heinrichsweikamp
parents:
diff changeset
365 movff amb_pressure_avg+1,amb_pressure+1 ; copy into actual register
heinrichsweikamp
parents:
diff changeset
366 movff amb_pressure_avg+0,amb_pressure+0
heinrichsweikamp
parents:
diff changeset
367
heinrichsweikamp
parents:
diff changeset
368 bcf STATUS,C
heinrichsweikamp
parents:
diff changeset
369 btfsc temperature_avg+1,7 ; Copy sign bit to carry
heinrichsweikamp
parents:
diff changeset
370 bsf STATUS,C
heinrichsweikamp
parents:
diff changeset
371 rrcf temperature_avg+1 ; Signed temperature /2
heinrichsweikamp
parents:
diff changeset
372 rrcf temperature_avg+0
heinrichsweikamp
parents:
diff changeset
373 bcf STATUS,C
heinrichsweikamp
parents:
diff changeset
374 btfsc temperature_avg+1,7 ; Copy sign bit to carry
heinrichsweikamp
parents:
diff changeset
375 bsf STATUS,C
heinrichsweikamp
parents:
diff changeset
376 rrcf temperature_avg+1 ; Signed temperature /4
heinrichsweikamp
parents:
diff changeset
377 rrcf temperature_avg+0
heinrichsweikamp
parents:
diff changeset
378
heinrichsweikamp
parents:
diff changeset
379 movff temperature_avg+1,temperature+1 ; copy into actual register
heinrichsweikamp
parents:
diff changeset
380 movff temperature_avg+0,temperature+0
heinrichsweikamp
parents:
diff changeset
381
heinrichsweikamp
parents:
diff changeset
382 banksel common ; flag1 is in Bank1
heinrichsweikamp
parents:
diff changeset
383 bcf temp_changed ; Clear flag for temperature update
heinrichsweikamp
parents:
diff changeset
384 bcf pressure_refresh ; Clear flag for pressure update
heinrichsweikamp
parents:
diff changeset
385 banksel isr_backup ; Back to Bank0 ISR data
heinrichsweikamp
parents:
diff changeset
386
heinrichsweikamp
parents:
diff changeset
387 ; Temp changed?
heinrichsweikamp
parents:
diff changeset
388 movf temperature+0,W
heinrichsweikamp
parents:
diff changeset
389 cpfseq last_temperature+0
heinrichsweikamp
parents:
diff changeset
390 bra isr_sensor_state2_2 ; Yes
heinrichsweikamp
parents:
diff changeset
391 movf temperature+1,W
heinrichsweikamp
parents:
diff changeset
392 cpfseq last_temperature+1
heinrichsweikamp
parents:
diff changeset
393 bra isr_sensor_state2_2 ; Yes
heinrichsweikamp
parents:
diff changeset
394
heinrichsweikamp
parents:
diff changeset
395 bra isr_sensor_state2_3 ; no change
heinrichsweikamp
parents:
diff changeset
396
heinrichsweikamp
parents:
diff changeset
397 isr_sensor_state2_2:
heinrichsweikamp
parents:
diff changeset
398 banksel common ; flag1 is in Bank1
heinrichsweikamp
parents:
diff changeset
399 bsf temp_changed ; Yes
heinrichsweikamp
parents:
diff changeset
400 banksel isr_backup ; Back to Bank0 ISR data
heinrichsweikamp
parents:
diff changeset
401 isr_sensor_state2_3:
heinrichsweikamp
parents:
diff changeset
402 movff temperature+0,last_temperature+0 ; Copy for compare
heinrichsweikamp
parents:
diff changeset
403 movff temperature+1,last_temperature+1
heinrichsweikamp
parents:
diff changeset
404
heinrichsweikamp
parents:
diff changeset
405 movf amb_pressure+0,W
heinrichsweikamp
parents:
diff changeset
406 cpfseq last_pressure+0
heinrichsweikamp
parents:
diff changeset
407 bra isr_sensor_state2_4 ; Yes
heinrichsweikamp
parents:
diff changeset
408 movf amb_pressure+1,W
heinrichsweikamp
parents:
diff changeset
409 cpfseq last_pressure+1
heinrichsweikamp
parents:
diff changeset
410 bra isr_sensor_state2_4 ; Yes
heinrichsweikamp
parents:
diff changeset
411
heinrichsweikamp
parents:
diff changeset
412 bra isr_sensor_state2_5 ; No change
heinrichsweikamp
parents:
diff changeset
413 isr_sensor_state2_4:
heinrichsweikamp
parents:
diff changeset
414 banksel common ; flag1 is in Bank1
heinrichsweikamp
parents:
diff changeset
415 bsf pressure_refresh ; Yes
heinrichsweikamp
parents:
diff changeset
416 banksel isr_backup ; Back to Bank0 ISR data
heinrichsweikamp
parents:
diff changeset
417 isr_sensor_state2_5:
heinrichsweikamp
parents:
diff changeset
418 movff amb_pressure+0,last_pressure+0 ; Copy for compare
heinrichsweikamp
parents:
diff changeset
419 movff amb_pressure+1,last_pressure+1
heinrichsweikamp
parents:
diff changeset
420
heinrichsweikamp
parents:
diff changeset
421 clrf sensor_state_counter ; Then reset State counter
176
3fdafedc24af surface pressure copy in simulator
heinrichsweikamp
parents: 172
diff changeset
422 banksel common ; flag2 is in Bank1
0
heinrichsweikamp
parents:
diff changeset
423 btfss simulatormode_active ; are we in simulator mode?
heinrichsweikamp
parents:
diff changeset
424 bra comp_air_pressure ; no
176
3fdafedc24af surface pressure copy in simulator
heinrichsweikamp
parents: 172
diff changeset
425 ; Always set pressure_refresh flag in simulator mode
3fdafedc24af surface pressure copy in simulator
heinrichsweikamp
parents: 172
diff changeset
426 bsf pressure_refresh ; Yes
3fdafedc24af surface pressure copy in simulator
heinrichsweikamp
parents: 172
diff changeset
427 banksel isr_backup ; Back to Bank0 ISR data
0
heinrichsweikamp
parents:
diff changeset
428 movlw LOW d'1000' ; yes, so simulate 1000mbar surface pressure
heinrichsweikamp
parents:
diff changeset
429 movwf last_surfpressure+0
heinrichsweikamp
parents:
diff changeset
430 movlw HIGH d'1000'
heinrichsweikamp
parents:
diff changeset
431 movwf last_surfpressure+1
heinrichsweikamp
parents:
diff changeset
432
heinrichsweikamp
parents:
diff changeset
433 comp_air_pressure:
176
3fdafedc24af surface pressure copy in simulator
heinrichsweikamp
parents: 172
diff changeset
434 banksel isr_backup ; Back to Bank0 ISR data
0
heinrichsweikamp
parents:
diff changeset
435 movf last_surfpressure+0,W ; compensate airpressure
heinrichsweikamp
parents:
diff changeset
436 subwf amb_pressure+0,W
heinrichsweikamp
parents:
diff changeset
437 movwf rel_pressure+0 ; rel_pressure stores depth!
heinrichsweikamp
parents:
diff changeset
438
heinrichsweikamp
parents:
diff changeset
439 movf last_surfpressure+1,W
heinrichsweikamp
parents:
diff changeset
440 subwfb amb_pressure+1,W
heinrichsweikamp
parents:
diff changeset
441 movwf rel_pressure+1
heinrichsweikamp
parents:
diff changeset
442 btfss STATUS,N ; result is below zero?
heinrichsweikamp
parents:
diff changeset
443 bra sensor_int_state_exit
heinrichsweikamp
parents:
diff changeset
444 clrf rel_pressure+0 ; Yes, do not display negative depths
heinrichsweikamp
parents:
diff changeset
445 clrf rel_pressure+1 ; e.g. when surface air pressure dropped during the dive
heinrichsweikamp
parents:
diff changeset
446 bra sensor_int_state_exit
heinrichsweikamp
parents:
diff changeset
447
heinrichsweikamp
parents:
diff changeset
448 sensor_int_state1_plus_restart:
heinrichsweikamp
parents:
diff changeset
449 clrf amb_pressure_avg+0 ; pressure average registers
heinrichsweikamp
parents:
diff changeset
450 clrf amb_pressure_avg+1
heinrichsweikamp
parents:
diff changeset
451 clrf temperature_avg+0
heinrichsweikamp
parents:
diff changeset
452 clrf temperature_avg+1
heinrichsweikamp
parents:
diff changeset
453
heinrichsweikamp
parents:
diff changeset
454 sensor_int_state1:
heinrichsweikamp
parents:
diff changeset
455 call get_temperature_value ; State 1: Get temperature
heinrichsweikamp
parents:
diff changeset
456 call get_pressure_start ; and start pressure integration.
heinrichsweikamp
parents:
diff changeset
457 bra sensor_int_state_exit
heinrichsweikamp
parents:
diff changeset
458
heinrichsweikamp
parents:
diff changeset
459 sensor_int_state2:
heinrichsweikamp
parents:
diff changeset
460 call get_pressure_value ; State2: Get pressure (51us)
heinrichsweikamp
parents:
diff changeset
461 call get_temperature_start ; and start temperature integration (73,5us)
heinrichsweikamp
parents:
diff changeset
462 call calculate_compensation ; calculate temperature compensated pressure (233us)
heinrichsweikamp
parents:
diff changeset
463 ; bra sensor_int_state_exit
heinrichsweikamp
parents:
diff changeset
464 sensor_int_state_exit:
heinrichsweikamp
parents:
diff changeset
465 rcall isr_restore_clock ; Restore clock
heinrichsweikamp
parents:
diff changeset
466 return
heinrichsweikamp
parents:
diff changeset
467 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
468
heinrichsweikamp
parents:
diff changeset
469 isr_dimm_tft: ; Adjust until max_CCPR1L=CCPR1L !
heinrichsweikamp
parents:
diff changeset
470 banksel common
heinrichsweikamp
parents:
diff changeset
471 btfsc tft_is_dimming ; Ignore while dimming
heinrichsweikamp
parents:
diff changeset
472 return
heinrichsweikamp
parents:
diff changeset
473 banksel isr_backup
heinrichsweikamp
parents:
diff changeset
474 movf max_CCPR1L,W
heinrichsweikamp
parents:
diff changeset
475 cpfsgt CCPR1L ; CCPR1L>max_CCPR1L?
heinrichsweikamp
parents:
diff changeset
476 bra isr_dimm_tft2 ; No, dimm up
heinrichsweikamp
parents:
diff changeset
477 ; dimm down
heinrichsweikamp
parents:
diff changeset
478 decf CCPR1L,F ; -1
heinrichsweikamp
parents:
diff changeset
479 return
heinrichsweikamp
parents:
diff changeset
480 isr_dimm_tft2:
heinrichsweikamp
parents:
diff changeset
481 movf max_CCPR1L,W
31
53a09c1b7410 BUGFIX: alternating brightness at very low ambient light
heinrichsweikamp
parents: 30
diff changeset
482 sublw ambient_light_min_eco
53a09c1b7410 BUGFIX: alternating brightness at very low ambient light
heinrichsweikamp
parents: 30
diff changeset
483 cpfsgt CCPR1L ; CCPR1L>max_CCPR1L-ambient_light_min_eco?
0
heinrichsweikamp
parents:
diff changeset
484 bra isr_dimm_tft3 ; No, dimm up slow
heinrichsweikamp
parents:
diff changeset
485 ; dimm up faster
heinrichsweikamp
parents:
diff changeset
486 movlw .5
heinrichsweikamp
parents:
diff changeset
487 addwf CCPR1L,F
heinrichsweikamp
parents:
diff changeset
488 isr_dimm_tft3:
heinrichsweikamp
parents:
diff changeset
489 incf CCPR1L,F ; +1
heinrichsweikamp
parents:
diff changeset
490 return
heinrichsweikamp
parents:
diff changeset
491
heinrichsweikamp
parents:
diff changeset
492
heinrichsweikamp
parents:
diff changeset
493 isr_rtcc: ; each second
heinrichsweikamp
parents:
diff changeset
494 bcf PIR3,RTCCIF ; clear flag
heinrichsweikamp
parents:
diff changeset
495 banksel 0xF16 ; Addresses, F16h through F5Fh, are also used by SFRs, but are not part of the Access RAM.
heinrichsweikamp
parents:
diff changeset
496 bsf RTCCFG,RTCPTR1
heinrichsweikamp
parents:
diff changeset
497 bsf RTCCFG,RTCPTR0 ; year
heinrichsweikamp
parents:
diff changeset
498 movff RTCVALL,year ; format is BCD!
heinrichsweikamp
parents:
diff changeset
499 movff RTCVALH,day ; dummy read
heinrichsweikamp
parents:
diff changeset
500 movff RTCVALL,day ; format is BCD!
heinrichsweikamp
parents:
diff changeset
501 movff RTCVALH,month ; format is BCD!
heinrichsweikamp
parents:
diff changeset
502 movff RTCVALL,hours ; format is BCD!
heinrichsweikamp
parents:
diff changeset
503 movff RTCVALH,secs ; format is BCD!
heinrichsweikamp
parents:
diff changeset
504 movff RTCVALL,secs ; format is BCD!
heinrichsweikamp
parents:
diff changeset
505 movff RTCVALH,mins ; format is BCD!
heinrichsweikamp
parents:
diff changeset
506 banksel isr_backup ; Back to Bank0 ISR data
heinrichsweikamp
parents:
diff changeset
507
heinrichsweikamp
parents:
diff changeset
508 ; Convert BCD to DEC and set registers
heinrichsweikamp
parents:
diff changeset
509 movff mins, isr1_temp
heinrichsweikamp
parents:
diff changeset
510 rcall isr_rtcc_convert ; Converts to dec with result in WREG
heinrichsweikamp
parents:
diff changeset
511 movff WREG,mins
heinrichsweikamp
parents:
diff changeset
512 movff secs, isr1_temp
heinrichsweikamp
parents:
diff changeset
513 rcall isr_rtcc_convert ; Converts to dec with result in WREG
heinrichsweikamp
parents:
diff changeset
514 movff WREG,secs
heinrichsweikamp
parents:
diff changeset
515 movff hours, isr1_temp
heinrichsweikamp
parents:
diff changeset
516 rcall isr_rtcc_convert ; Converts to dec with result in WREG
heinrichsweikamp
parents:
diff changeset
517 movff WREG,hours
heinrichsweikamp
parents:
diff changeset
518 movff month, isr1_temp
heinrichsweikamp
parents:
diff changeset
519 rcall isr_rtcc_convert ; Converts to dec with result in WREG
heinrichsweikamp
parents:
diff changeset
520 movff WREG,month
heinrichsweikamp
parents:
diff changeset
521 movff day, isr1_temp
heinrichsweikamp
parents:
diff changeset
522 rcall isr_rtcc_convert ; Converts to dec with result in WREG
heinrichsweikamp
parents:
diff changeset
523 movff WREG,day
heinrichsweikamp
parents:
diff changeset
524 movff year, isr1_temp
heinrichsweikamp
parents:
diff changeset
525 rcall isr_rtcc_convert ; Converts to dec with result in WREG
heinrichsweikamp
parents:
diff changeset
526 movff WREG,year
heinrichsweikamp
parents:
diff changeset
527
heinrichsweikamp
parents:
diff changeset
528 ; Place once/second tasks for ISR here (Be sure of the right bank!)
heinrichsweikamp
parents:
diff changeset
529 banksel common ; flag1 is in Bank1
heinrichsweikamp
parents:
diff changeset
530 btfss sleepmode ; in Sleepmode?
heinrichsweikamp
parents:
diff changeset
531 call get_ambient_level ; No, get ambient light level and set max_CCPR1L
heinrichsweikamp
parents:
diff changeset
532
heinrichsweikamp
parents:
diff changeset
533 rcall isr_battery_gauge ; Add amount of battery consumption to battery_gauge:6
heinrichsweikamp
parents:
diff changeset
534
heinrichsweikamp
parents:
diff changeset
535 banksel common ; flag1 is in Bank1
heinrichsweikamp
parents:
diff changeset
536 bsf onesecupdate ; A new second has begun
heinrichsweikamp
parents:
diff changeset
537 btfsc divemode ; in divemode?
heinrichsweikamp
parents:
diff changeset
538 rcall isr_divemode_1sec ; Yes, do some divemode stuff in bank common
heinrichsweikamp
parents:
diff changeset
539
heinrichsweikamp
parents:
diff changeset
540 tstfsz secs ; Secs == 0 ?
heinrichsweikamp
parents:
diff changeset
541 return ; No, Done.
heinrichsweikamp
parents:
diff changeset
542
heinrichsweikamp
parents:
diff changeset
543 bsf oneminupdate ; A new minute has begun
heinrichsweikamp
parents:
diff changeset
544
heinrichsweikamp
parents:
diff changeset
545 btfss divemode ; In Divemode?
heinrichsweikamp
parents:
diff changeset
546 rcall check_nofly_desat_time ; No, so reduce NoFly and Desat and increase interval
heinrichsweikamp
parents:
diff changeset
547
heinrichsweikamp
parents:
diff changeset
548 ; Check if a new hour has just begun
heinrichsweikamp
parents:
diff changeset
549 tstfsz mins ; mins=0?
heinrichsweikamp
parents:
diff changeset
550 bra isr_rtcc2 ; No
heinrichsweikamp
parents:
diff changeset
551 bsf onehourupdate ; Yes, set flag
heinrichsweikamp
parents:
diff changeset
552
heinrichsweikamp
parents:
diff changeset
553 isr_rtcc2:
heinrichsweikamp
parents:
diff changeset
554 banksel isr_backup ; Back to Bank0 ISR data
heinrichsweikamp
parents:
diff changeset
555 return ; Done.
heinrichsweikamp
parents:
diff changeset
556
heinrichsweikamp
parents:
diff changeset
557 isr_battery_gauge:
heinrichsweikamp
parents:
diff changeset
558 banksel isr_backup ; Bank0 ISR data
heinrichsweikamp
parents:
diff changeset
559 movlw current_sleepmode ; 100µA/3600 -> nAs (Sleepmode current)
heinrichsweikamp
parents:
diff changeset
560 movwf isr1_temp ; Store value (low byte)
heinrichsweikamp
parents:
diff changeset
561 clrf isr2_temp ; High byte
heinrichsweikamp
parents:
diff changeset
562
heinrichsweikamp
parents:
diff changeset
563 banksel common ; flag1 is in Bank1
heinrichsweikamp
parents:
diff changeset
564 btfss sleepmode ; in Sleepmode?
heinrichsweikamp
parents:
diff changeset
565 rcall isr_battery_gauge2 ; No, compute current consumtion value into isr1_temp and isr2_temp
heinrichsweikamp
parents:
diff changeset
566
heinrichsweikamp
parents:
diff changeset
567 banksel isr_backup ; Bank0 ISR data
heinrichsweikamp
parents:
diff changeset
568 movf isr1_temp,W ; 48Bit add of isr1_temp and isr2_temp into battery_gauge:6
heinrichsweikamp
parents:
diff changeset
569 addwf battery_gauge+0,F
heinrichsweikamp
parents:
diff changeset
570 movf isr2_temp,W
heinrichsweikamp
parents:
diff changeset
571 addwfc battery_gauge+1,F
heinrichsweikamp
parents:
diff changeset
572 movlw .0
heinrichsweikamp
parents:
diff changeset
573 addwfc battery_gauge+2,F
heinrichsweikamp
parents:
diff changeset
574 addwfc battery_gauge+3,F
heinrichsweikamp
parents:
diff changeset
575 addwfc battery_gauge+4,F
heinrichsweikamp
parents:
diff changeset
576 addwfc battery_gauge+5,F
heinrichsweikamp
parents:
diff changeset
577 return
heinrichsweikamp
parents:
diff changeset
578
heinrichsweikamp
parents:
diff changeset
579 isr_battery_gauge2:
heinrichsweikamp
parents:
diff changeset
580 ; set consumtion rate in nAs for an one second interval
heinrichsweikamp
parents:
diff changeset
581 ; Example:
heinrichsweikamp
parents:
diff changeset
582 ; movlw LOW .55556 ; 0,2A/3600*1e9s = nAs
heinrichsweikamp
parents:
diff changeset
583 ; movwf isr1_temp ; Low byte
heinrichsweikamp
parents:
diff changeset
584 ; movlw HIGH .55556 ; 0,2A/3600*1e9s = nAs
heinrichsweikamp
parents:
diff changeset
585 ; movwf isr2_temp ; High byte
heinrichsweikamp
parents:
diff changeset
586
heinrichsweikamp
parents:
diff changeset
587 ; Current consumption for LED backlight is 47*CCPR1L+272
heinrichsweikamp
parents:
diff changeset
588 movf CCPR1L,W
heinrichsweikamp
parents:
diff changeset
589 mullw current_backlight_multi
heinrichsweikamp
parents:
diff changeset
590 movlw LOW current_backlight_offset
heinrichsweikamp
parents:
diff changeset
591 addwf PRODL,F
heinrichsweikamp
parents:
diff changeset
592 movlw HIGH current_backlight_offset
heinrichsweikamp
parents:
diff changeset
593 addwfc PRODH,F
heinrichsweikamp
parents:
diff changeset
594 movff PRODL,isr1_temp
heinrichsweikamp
parents:
diff changeset
595 movff PRODH,isr2_temp ; isr1_temp and isr2_temp hold value for backlight
heinrichsweikamp
parents:
diff changeset
596
heinrichsweikamp
parents:
diff changeset
597 ; Add current for CPU and GPU
heinrichsweikamp
parents:
diff changeset
598 ; speed_setting=1: ECO (3,1mA -> 861nAs), =2: NORMAL (5,50mA -> 1528nAs) or =3: FASTEST (8,04mA -> 2233nAs)
heinrichsweikamp
parents:
diff changeset
599 movlw .1
heinrichsweikamp
parents:
diff changeset
600 cpfseq speed_setting
heinrichsweikamp
parents:
diff changeset
601 bra isr_battery_gauge3
heinrichsweikamp
parents:
diff changeset
602 banksel isr_backup ; Bank0 ISR data
heinrichsweikamp
parents:
diff changeset
603 movlw LOW current_speed_eco
heinrichsweikamp
parents:
diff changeset
604 addwf isr1_temp,F
heinrichsweikamp
parents:
diff changeset
605 movlw HIGH current_speed_eco
heinrichsweikamp
parents:
diff changeset
606 addwfc isr2_temp,F
heinrichsweikamp
parents:
diff changeset
607 bra isr_battery_gauge5
heinrichsweikamp
parents:
diff changeset
608 isr_battery_gauge3:
heinrichsweikamp
parents:
diff changeset
609 movlw .2
heinrichsweikamp
parents:
diff changeset
610 cpfseq speed_setting
heinrichsweikamp
parents:
diff changeset
611 bra isr_battery_gauge4
heinrichsweikamp
parents:
diff changeset
612 banksel isr_backup ; Bank0 ISR data
heinrichsweikamp
parents:
diff changeset
613 movlw LOW current_speed_normal
heinrichsweikamp
parents:
diff changeset
614 addwf isr1_temp,F
heinrichsweikamp
parents:
diff changeset
615 movlw HIGH current_speed_normal
heinrichsweikamp
parents:
diff changeset
616 addwfc isr2_temp,F
heinrichsweikamp
parents:
diff changeset
617 bra isr_battery_gauge5
heinrichsweikamp
parents:
diff changeset
618 isr_battery_gauge4:
heinrichsweikamp
parents:
diff changeset
619 ; movlw .3
heinrichsweikamp
parents:
diff changeset
620 ; cpfseq speed_setting
heinrichsweikamp
parents:
diff changeset
621 ; bra isr_battery_gauge5
heinrichsweikamp
parents:
diff changeset
622 banksel isr_backup ; Bank0 ISR data
heinrichsweikamp
parents:
diff changeset
623 movlw LOW current_speed_fastest
heinrichsweikamp
parents:
diff changeset
624 addwf isr1_temp,F
heinrichsweikamp
parents:
diff changeset
625 movlw HIGH current_speed_fastest
heinrichsweikamp
parents:
diff changeset
626 addwfc isr2_temp,F
heinrichsweikamp
parents:
diff changeset
627 isr_battery_gauge5:
heinrichsweikamp
parents:
diff changeset
628 ; Add current if IR reciever is on
heinrichsweikamp
parents:
diff changeset
629 btfss ir_power ; IR enabled?
heinrichsweikamp
parents:
diff changeset
630 bra isr_battery_gauge6 ; no
heinrichsweikamp
parents:
diff changeset
631 movlw LOW current_ir_reciever
heinrichsweikamp
parents:
diff changeset
632 addwf isr1_temp,F
heinrichsweikamp
parents:
diff changeset
633 movlw HIGH current_ir_reciever
heinrichsweikamp
parents:
diff changeset
634 addwfc isr2_temp,F
heinrichsweikamp
parents:
diff changeset
635 isr_battery_gauge6:
heinrichsweikamp
parents:
diff changeset
636 ; Add current for compass/accelerometer
heinrichsweikamp
parents:
diff changeset
637 btfss compass_enabled ; compass active?
heinrichsweikamp
parents:
diff changeset
638 bra isr_battery_gauge7 ; no
heinrichsweikamp
parents:
diff changeset
639 movlw LOW current_compass
heinrichsweikamp
parents:
diff changeset
640 addwf isr1_temp,F
heinrichsweikamp
parents:
diff changeset
641 movlw HIGH current_compass
heinrichsweikamp
parents:
diff changeset
642 addwfc isr2_temp,F
heinrichsweikamp
parents:
diff changeset
643 isr_battery_gauge7:
heinrichsweikamp
parents:
diff changeset
644 return
heinrichsweikamp
parents:
diff changeset
645
heinrichsweikamp
parents:
diff changeset
646 isr_divemode_1sec:
heinrichsweikamp
parents:
diff changeset
647 incf samplesecs,F ; "samplingrate" diving seconds done
heinrichsweikamp
parents:
diff changeset
648 decf samplesecs_value,W ; holds "samplingrate" value (minus 1 into WREG)
heinrichsweikamp
parents:
diff changeset
649 cpfsgt samplesecs ; Done?
heinrichsweikamp
parents:
diff changeset
650 bra isr_divemode_1sec2 ; no
heinrichsweikamp
parents:
diff changeset
651
heinrichsweikamp
parents:
diff changeset
652 clrf samplesecs ; clear counter...
heinrichsweikamp
parents:
diff changeset
653 bsf store_sample ; ...and set bit for profile storage
heinrichsweikamp
parents:
diff changeset
654 isr_divemode_1sec2:
heinrichsweikamp
parents:
diff changeset
655 ; Increase re-setable average depth divetime counter
176
3fdafedc24af surface pressure copy in simulator
heinrichsweikamp
parents: 172
diff changeset
656 infsnz average_divesecs+0,F ; increase stopwatch registers
0
heinrichsweikamp
parents:
diff changeset
657 incf average_divesecs+1,F ; increase stopwatch registers
heinrichsweikamp
parents:
diff changeset
658 ; Increase total divetime (Regardless of start_dive_threshold)
148
022b886eddaf some cleanup
heinrichsweikamp
parents: 147
diff changeset
659 infsnz total_divetime_seconds+0,F
022b886eddaf some cleanup
heinrichsweikamp
parents: 147
diff changeset
660 incf total_divetime_seconds+1,F ; Total dive time (Regardless of start_dive_threshold)
0
heinrichsweikamp
parents:
diff changeset
661
heinrichsweikamp
parents:
diff changeset
662 btfss divemode2 ; displayed divetime is running?
heinrichsweikamp
parents:
diff changeset
663 return ; No (e.g. too shallow)
heinrichsweikamp
parents:
diff changeset
664
heinrichsweikamp
parents:
diff changeset
665 ; increase divetime registers (Displayed dive time)
heinrichsweikamp
parents:
diff changeset
666 incf divesecs,F
heinrichsweikamp
parents:
diff changeset
667 movlw d'59'
heinrichsweikamp
parents:
diff changeset
668 cpfsgt divesecs
heinrichsweikamp
parents:
diff changeset
669 bra isr_divemode_1sec2a
heinrichsweikamp
parents:
diff changeset
670
heinrichsweikamp
parents:
diff changeset
671 clrf divesecs
heinrichsweikamp
parents:
diff changeset
672 bsf realdive ; this bit is always set (again) if the dive is longer then one minute
148
022b886eddaf some cleanup
heinrichsweikamp
parents: 147
diff changeset
673 infsnz divemins+0,F
022b886eddaf some cleanup
heinrichsweikamp
parents: 147
diff changeset
674 incf divemins+1,F ; increase divemins
0
heinrichsweikamp
parents:
diff changeset
675
heinrichsweikamp
parents:
diff changeset
676 isr_divemode_1sec2a:
heinrichsweikamp
parents:
diff changeset
677 btfss FLAG_apnoe_mode ; Are we in Apnoe mode?
heinrichsweikamp
parents:
diff changeset
678 return ; No
heinrichsweikamp
parents:
diff changeset
679
heinrichsweikamp
parents:
diff changeset
680 incf apnoe_secs,F ; increase descent registers
heinrichsweikamp
parents:
diff changeset
681 movlw d'59'
heinrichsweikamp
parents:
diff changeset
682 cpfsgt apnoe_secs ; full minute?
heinrichsweikamp
parents:
diff changeset
683 return ; No
heinrichsweikamp
parents:
diff changeset
684 clrf apnoe_secs
heinrichsweikamp
parents:
diff changeset
685 incf apnoe_mins,F ; increase descent mins
heinrichsweikamp
parents:
diff changeset
686 return
heinrichsweikamp
parents:
diff changeset
687
heinrichsweikamp
parents:
diff changeset
688 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
689 ; BCD to Binary convertion.
heinrichsweikamp
parents:
diff changeset
690 ; Input: isr1_temp = Value in BCD
heinrichsweikamp
parents:
diff changeset
691 ; Output WREG = value in binary.
heinrichsweikamp
parents:
diff changeset
692 isr_rtcc_convert:
heinrichsweikamp
parents:
diff changeset
693 swapf isr1_temp, W
heinrichsweikamp
parents:
diff changeset
694 andlw 0x0F ; W= tens
heinrichsweikamp
parents:
diff changeset
695 rlncf WREG, W ; W= 2*tens
heinrichsweikamp
parents:
diff changeset
696 subwf isr1_temp, F ; 16*tens + ones - 2*tens
heinrichsweikamp
parents:
diff changeset
697 subwf isr1_temp, F ; 14*tens + ones - 2*tens
heinrichsweikamp
parents:
diff changeset
698 subwf isr1_temp, W ; 12*tens + ones - 2*tens
heinrichsweikamp
parents:
diff changeset
699 return
heinrichsweikamp
parents:
diff changeset
700
heinrichsweikamp
parents:
diff changeset
701 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
702
heinrichsweikamp
parents:
diff changeset
703 isr_switch_right: ;
heinrichsweikamp
parents:
diff changeset
704 bcf INTCON,INT0IE ; Disable INT0
heinrichsweikamp
parents:
diff changeset
705 ; bcf power_sw2 ; Power-down switch circuity
heinrichsweikamp
parents:
diff changeset
706 banksel common ; flag1 is in Bank1
152
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
707 btfss flip_screen ; 180° flipped?
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
708 bsf switch_right ; Set flag
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
709 btfsc flip_screen ; 180° flipped?
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
710 bsf switch_left ; Set flag
0
heinrichsweikamp
parents:
diff changeset
711 bra isr_switch_common ; Continue...
heinrichsweikamp
parents:
diff changeset
712
heinrichsweikamp
parents:
diff changeset
713 isr_switch_left: ;
heinrichsweikamp
parents:
diff changeset
714 bcf INTCON3,INT1IE ; Disable INT1
heinrichsweikamp
parents:
diff changeset
715 ; bcf power_sw1 ; Power-down switch circuity
heinrichsweikamp
parents:
diff changeset
716 banksel common ; flag1 is in Bank1
152
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
717 btfss flip_screen ; 180° flipped?
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
718 bsf switch_left ; Set flag
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
719 btfsc flip_screen ; 180° flipped?
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
720 bsf switch_right ; Set flag
0
heinrichsweikamp
parents:
diff changeset
721
heinrichsweikamp
parents:
diff changeset
722 isr_switch_common:
heinrichsweikamp
parents:
diff changeset
723 ; load timer1 for first press
heinrichsweikamp
parents:
diff changeset
724 clrf TMR1L
heinrichsweikamp
parents:
diff changeset
725 movlw TMR1H_VALUE_FIRST ; in steps of 7,8125ms
heinrichsweikamp
parents:
diff changeset
726 movwf TMR1H
heinrichsweikamp
parents:
diff changeset
727 bsf T1CON,TMR1ON ; Start Timer 1
heinrichsweikamp
parents:
diff changeset
728 ; nop
heinrichsweikamp
parents:
diff changeset
729 ; nop
heinrichsweikamp
parents:
diff changeset
730 ; nop
heinrichsweikamp
parents:
diff changeset
731 ; nop
heinrichsweikamp
parents:
diff changeset
732 ; nop
heinrichsweikamp
parents:
diff changeset
733 ; nop
heinrichsweikamp
parents:
diff changeset
734 ; nop
heinrichsweikamp
parents:
diff changeset
735 ; nop
heinrichsweikamp
parents:
diff changeset
736 ; nop
heinrichsweikamp
parents:
diff changeset
737 ; nop
heinrichsweikamp
parents:
diff changeset
738 ; nop
heinrichsweikamp
parents:
diff changeset
739 ; nop
heinrichsweikamp
parents:
diff changeset
740 ; nop
heinrichsweikamp
parents:
diff changeset
741 ; nop
heinrichsweikamp
parents:
diff changeset
742 ; nop
heinrichsweikamp
parents:
diff changeset
743 ; nop
heinrichsweikamp
parents:
diff changeset
744 ; nop
heinrichsweikamp
parents:
diff changeset
745 ; nop
heinrichsweikamp
parents:
diff changeset
746 ; nop
heinrichsweikamp
parents:
diff changeset
747 ; nop
heinrichsweikamp
parents:
diff changeset
748 ; nop
heinrichsweikamp
parents:
diff changeset
749 ; nop
heinrichsweikamp
parents:
diff changeset
750 ; nop
heinrichsweikamp
parents:
diff changeset
751 ; nop
heinrichsweikamp
parents:
diff changeset
752
heinrichsweikamp
parents:
diff changeset
753 banksel isr_backup ; Select Bank0 for ISR data.
heinrichsweikamp
parents:
diff changeset
754 ; bsf power_sw1
heinrichsweikamp
parents:
diff changeset
755 bcf INTCON3,INT1IF ; Clear flag
heinrichsweikamp
parents:
diff changeset
756 ; bsf power_sw2 ; Power-up switch circuity
heinrichsweikamp
parents:
diff changeset
757 bcf INTCON,INT0IF ; Clear flag
heinrichsweikamp
parents:
diff changeset
758 return
heinrichsweikamp
parents:
diff changeset
759
heinrichsweikamp
parents:
diff changeset
760 timer1int:
heinrichsweikamp
parents:
diff changeset
761 bcf PIR1,TMR1IF ; Clear flag
heinrichsweikamp
parents:
diff changeset
762 banksel common ; flag1 is in Bank1
heinrichsweikamp
parents:
diff changeset
763 btfss switch_left1 ; Left button hold-down?
heinrichsweikamp
parents:
diff changeset
764 bra timer1int_left ; Yes
heinrichsweikamp
parents:
diff changeset
765 btfss switch_right2 ; Right button hold-down?
heinrichsweikamp
parents:
diff changeset
766 bra timer1int_right ; Yes
heinrichsweikamp
parents:
diff changeset
767
heinrichsweikamp
parents:
diff changeset
768 ; No button hold-down, stop Timer 1
heinrichsweikamp
parents:
diff changeset
769 bcf T1CON,TMR1ON ; Stop Timer 1
heinrichsweikamp
parents:
diff changeset
770 bsf INTCON,INT0IE ; Enable INT0
heinrichsweikamp
parents:
diff changeset
771 bsf INTCON3,INT1IE ; Enable INT1
heinrichsweikamp
parents:
diff changeset
772 bcf INTCON,INT0IF ; Clear flag
heinrichsweikamp
parents:
diff changeset
773 bcf INTCON3,INT1IF ; Clear flag
heinrichsweikamp
parents:
diff changeset
774 return
heinrichsweikamp
parents:
diff changeset
775
heinrichsweikamp
parents:
diff changeset
776 timer1int_left:
152
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
777 btfss flip_screen ; 180° flipped?
0
heinrichsweikamp
parents:
diff changeset
778 bsf switch_left ; (Re-)Set flag
152
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
779 btfsc flip_screen ; 180° flipped?
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
780 bsf switch_right ; (Re-)Set flag
0
heinrichsweikamp
parents:
diff changeset
781 bra timer1int_common ; Continue
heinrichsweikamp
parents:
diff changeset
782 timer1int_right:
152
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
783 btfss flip_screen ; 180° flipped?
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
784 bsf switch_right ; Set flag
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
785 btfsc flip_screen ; 180° flipped?
19ad15f04f60 BUGFIX: Clear Setpoint-Fallback warning when in bailout
heinrichsweikamp
parents: 148
diff changeset
786 bsf switch_left ; Set flag
0
heinrichsweikamp
parents:
diff changeset
787 timer1int_common:
heinrichsweikamp
parents:
diff changeset
788 ; load timer1 for next press
heinrichsweikamp
parents:
diff changeset
789 clrf TMR1L
heinrichsweikamp
parents:
diff changeset
790 movlw TMR1H_VALUE_CONT ; Surface mode
heinrichsweikamp
parents:
diff changeset
791 btfsc divemode
heinrichsweikamp
parents:
diff changeset
792 movlw TMR1H_VALUE_CONT_DIVE ; Dive mode
heinrichsweikamp
parents:
diff changeset
793 movwf TMR1H
heinrichsweikamp
parents:
diff changeset
794 ; nop
heinrichsweikamp
parents:
diff changeset
795 ; nop
heinrichsweikamp
parents:
diff changeset
796 ; nop
heinrichsweikamp
parents:
diff changeset
797 ; nop
heinrichsweikamp
parents:
diff changeset
798 ; nop
heinrichsweikamp
parents:
diff changeset
799 ; nop
heinrichsweikamp
parents:
diff changeset
800 ; nop
heinrichsweikamp
parents:
diff changeset
801 ; nop
heinrichsweikamp
parents:
diff changeset
802 ; nop
heinrichsweikamp
parents:
diff changeset
803 ; nop
heinrichsweikamp
parents:
diff changeset
804 ; nop
heinrichsweikamp
parents:
diff changeset
805 ; nop
heinrichsweikamp
parents:
diff changeset
806 ; nop
heinrichsweikamp
parents:
diff changeset
807 ; nop
heinrichsweikamp
parents:
diff changeset
808 ; nop
heinrichsweikamp
parents:
diff changeset
809 ; nop
heinrichsweikamp
parents:
diff changeset
810 ;
heinrichsweikamp
parents:
diff changeset
811 ; nop
heinrichsweikamp
parents:
diff changeset
812 ; nop
heinrichsweikamp
parents:
diff changeset
813 ; nop
heinrichsweikamp
parents:
diff changeset
814 ; nop
heinrichsweikamp
parents:
diff changeset
815 ; nop
heinrichsweikamp
parents:
diff changeset
816 ; nop
heinrichsweikamp
parents:
diff changeset
817 ; nop
heinrichsweikamp
parents:
diff changeset
818 ; nop
heinrichsweikamp
parents:
diff changeset
819 ; bsf power_sw1
heinrichsweikamp
parents:
diff changeset
820 bcf INTCON3,INT1IF ; Clear flag
heinrichsweikamp
parents:
diff changeset
821 ; bsf power_sw2 ; Power-up switch circuity
heinrichsweikamp
parents:
diff changeset
822 bcf INTCON,INT0IF ; Clear flag
heinrichsweikamp
parents:
diff changeset
823 return ; Return from timer1int with timer1 kept running
heinrichsweikamp
parents:
diff changeset
824
heinrichsweikamp
parents:
diff changeset
825 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
826
heinrichsweikamp
parents:
diff changeset
827 check_nofly_desat_time:
heinrichsweikamp
parents:
diff changeset
828 movf nofly_time+0,W ; Is nofly null ?
heinrichsweikamp
parents:
diff changeset
829 iorwf nofly_time+1,W
heinrichsweikamp
parents:
diff changeset
830 bz check_nofly_desat_time2 ; yes...
heinrichsweikamp
parents:
diff changeset
831
heinrichsweikamp
parents:
diff changeset
832 movlw d'1'
heinrichsweikamp
parents:
diff changeset
833 subwf nofly_time+0,F
heinrichsweikamp
parents:
diff changeset
834 movlw d'0'
heinrichsweikamp
parents:
diff changeset
835 subwfb nofly_time+1,F ; reduce by one
heinrichsweikamp
parents:
diff changeset
836
heinrichsweikamp
parents:
diff changeset
837 check_nofly_desat_time2:
heinrichsweikamp
parents:
diff changeset
838 movf desaturation_time+0,W ; Is Desat null ?
heinrichsweikamp
parents:
diff changeset
839 iorwf desaturation_time+1,W
heinrichsweikamp
parents:
diff changeset
840 bz check_nofly_desat_time3 ; yes...
heinrichsweikamp
parents:
diff changeset
841
heinrichsweikamp
parents:
diff changeset
842 movlw d'1'
heinrichsweikamp
parents:
diff changeset
843 subwf desaturation_time+0,F
heinrichsweikamp
parents:
diff changeset
844 movlw d'0'
heinrichsweikamp
parents:
diff changeset
845 subwfb desaturation_time+1,F ; reduce by one...
heinrichsweikamp
parents:
diff changeset
846
147
fdd4e30846ae some cleanup
heinrichsweikamp
parents: 145
diff changeset
847 ; Increase surface interval timer
fdd4e30846ae some cleanup
heinrichsweikamp
parents: 145
diff changeset
848 infsnz surface_interval+0,F
fdd4e30846ae some cleanup
heinrichsweikamp
parents: 145
diff changeset
849 incf surface_interval+1,F
0
heinrichsweikamp
parents:
diff changeset
850 return ; Done
heinrichsweikamp
parents:
diff changeset
851
heinrichsweikamp
parents:
diff changeset
852 check_nofly_desat_time3:
heinrichsweikamp
parents:
diff changeset
853 clrf surface_interval+0
heinrichsweikamp
parents:
diff changeset
854 clrf surface_interval+1 ; Clear surface interval timer
heinrichsweikamp
parents:
diff changeset
855 return ; Done.
heinrichsweikamp
parents:
diff changeset
856
heinrichsweikamp
parents:
diff changeset
857 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
858
heinrichsweikamp
parents:
diff changeset
859 isr_restore_clock:
heinrichsweikamp
parents:
diff changeset
860 banksel isr_backup
heinrichsweikamp
parents:
diff changeset
861 movff speed_setting,isr1_temp ; Copy to Bank0
heinrichsweikamp
parents:
diff changeset
862 movlw d'1'
heinrichsweikamp
parents:
diff changeset
863 cpfseq isr1_temp
heinrichsweikamp
parents:
diff changeset
864 bra isr_restore_speed2
heinrichsweikamp
parents:
diff changeset
865 ; Reset to eco
heinrichsweikamp
parents:
diff changeset
866 movlw b'00000000'
heinrichsweikamp
parents:
diff changeset
867 movwf OSCTUNE ; 4x PLL Disable (Bit6) - only works with 8 or 16MHz (=32 or 64MHz)
heinrichsweikamp
parents:
diff changeset
868 movlw b'00110010'
heinrichsweikamp
parents:
diff changeset
869 movwf OSCCON ; 1MHz INTOSC
heinrichsweikamp
parents:
diff changeset
870 movlw T2CON_ECO
heinrichsweikamp
parents:
diff changeset
871 movwf T2CON
heinrichsweikamp
parents:
diff changeset
872 bra isr_restore_exit
heinrichsweikamp
parents:
diff changeset
873 isr_restore_speed2:
heinrichsweikamp
parents:
diff changeset
874 movlw d'2'
heinrichsweikamp
parents:
diff changeset
875 cpfseq isr1_temp
heinrichsweikamp
parents:
diff changeset
876 bra isr_restore_speed3
heinrichsweikamp
parents:
diff changeset
877 ; Reset to normal
heinrichsweikamp
parents:
diff changeset
878 movlw b'01110010'
heinrichsweikamp
parents:
diff changeset
879 movwf OSCCON ; 16MHz INTOSC
heinrichsweikamp
parents:
diff changeset
880 movlw b'00000000'
heinrichsweikamp
parents:
diff changeset
881 movwf OSCTUNE ; 4x PLL Disable (Bit6) - only works with 8 or 16MHz (=32 or 64MHz)
heinrichsweikamp
parents:
diff changeset
882 movlw T2CON_NORMAL
heinrichsweikamp
parents:
diff changeset
883 movwf T2CON
heinrichsweikamp
parents:
diff changeset
884 bra isr_restore_exit
heinrichsweikamp
parents:
diff changeset
885
heinrichsweikamp
parents:
diff changeset
886 isr_restore_speed3:
heinrichsweikamp
parents:
diff changeset
887 ; Reset to fastest
heinrichsweikamp
parents:
diff changeset
888 movlw b'01110010' ; 16MHz INTOSC
heinrichsweikamp
parents:
diff changeset
889 movwf OSCCON
heinrichsweikamp
parents:
diff changeset
890 movlw b'01000000'
heinrichsweikamp
parents:
diff changeset
891 movwf OSCTUNE ; 4x PLL Enable (Bit6) - only works with 8 or 16MHz (=32 or 64MHz)
heinrichsweikamp
parents:
diff changeset
892 movlw T2CON_FASTEST
heinrichsweikamp
parents:
diff changeset
893 movwf T2CON
heinrichsweikamp
parents:
diff changeset
894 ; bra isr_restore_exit
heinrichsweikamp
parents:
diff changeset
895 isr_restore_exit:
heinrichsweikamp
parents:
diff changeset
896 btfss OSCCON,HFIOFS
heinrichsweikamp
parents:
diff changeset
897 bra isr_restore_exit ; loop until PLL is stable
heinrichsweikamp
parents:
diff changeset
898 return
heinrichsweikamp
parents:
diff changeset
899
heinrichsweikamp
parents:
diff changeset
900 END