annotate src/mcp.asm @ 235:23311219dacc

under construction: new hardware_flag to configure different hardware versions
author heinrichsweikamp
date Wed, 25 Feb 2015 16:49:59 +0100
parents 24b3fd59e61f
children 653a3ab08062
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
heinrichsweikamp
parents:
diff changeset
1 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
2 ;
heinrichsweikamp
parents:
diff changeset
3 ; File mcp.asm
heinrichsweikamp
parents:
diff changeset
4 ;
heinrichsweikamp
parents:
diff changeset
5 ; Basic routines for RX circuity
heinrichsweikamp
parents:
diff changeset
6 ;
heinrichsweikamp
parents:
diff changeset
7 ; Copyright (c) 2012, JD Gascuel, HeinrichsWeikamp, all right reserved.
heinrichsweikamp
parents:
diff changeset
8 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
9 ; HISTORY
heinrichsweikamp
parents:
diff changeset
10 ; 2012-08-12 : [mH] Creation
heinrichsweikamp
parents:
diff changeset
11
heinrichsweikamp
parents:
diff changeset
12
heinrichsweikamp
parents:
diff changeset
13 #include "ostc3.inc"
heinrichsweikamp
parents:
diff changeset
14 #include "wait.inc"
heinrichsweikamp
parents:
diff changeset
15
heinrichsweikamp
parents:
diff changeset
16 mcp code
heinrichsweikamp
parents:
diff changeset
17
28
heinrichsweikamp
parents: 0
diff changeset
18 global mcp_sleep
heinrichsweikamp
parents: 0
diff changeset
19 mcp_sleep:
heinrichsweikamp
parents: 0
diff changeset
20 bcf INTCON3,INT3IE ; Disable INT3
heinrichsweikamp
parents: 0
diff changeset
21 bcf mcp_power ; RX off
heinrichsweikamp
parents: 0
diff changeset
22 btfsc mcp_power
heinrichsweikamp
parents: 0
diff changeset
23 bra $-4
heinrichsweikamp
parents: 0
diff changeset
24 return
heinrichsweikamp
parents: 0
diff changeset
25
heinrichsweikamp
parents: 0
diff changeset
26
0
heinrichsweikamp
parents:
diff changeset
27
heinrichsweikamp
parents:
diff changeset
28 END