annotate src/wait.inc @ 571:1a7957306d49

French updates
author heinrichsweikamp
date Sun, 11 Feb 2018 12:20:59 +0100
parents 653a3ab08062
children b455b31ce022
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
heinrichsweikamp
parents:
diff changeset
1 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
2 ;
heinrichsweikamp
parents:
diff changeset
3 ; File wait.asm
heinrichsweikamp
parents:
diff changeset
4 ;
heinrichsweikamp
parents:
diff changeset
5 ; Wait routines
heinrichsweikamp
parents:
diff changeset
6 ;
heinrichsweikamp
parents:
diff changeset
7 ; Copyright (c) 2011, JD Gascuel, HeinrichsWeikamp, all right reserved.
heinrichsweikamp
parents:
diff changeset
8 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
9 ; HISTORY
heinrichsweikamp
parents:
diff changeset
10 ; 2004-01-31 : [chsw] Initial version.
heinrichsweikamp
parents:
diff changeset
11 ; 2007-05-11 : Updated (OSTC code).
heinrichsweikamp
parents:
diff changeset
12 ; 2011-06-24 : [MH] Added clock speeds.
heinrichsweikamp
parents:
diff changeset
13
heinrichsweikamp
parents:
diff changeset
14 ;=============================================================================
heinrichsweikamp
parents:
diff changeset
15
heinrichsweikamp
parents:
diff changeset
16 WAITMS macro waitms_temp
heinrichsweikamp
parents:
diff changeset
17 movlw waitms_temp
heinrichsweikamp
parents:
diff changeset
18 call WAITMSX
heinrichsweikamp
parents:
diff changeset
19 endm
heinrichsweikamp
parents:
diff changeset
20 extern WAITMSX
heinrichsweikamp
parents:
diff changeset
21
275
653a3ab08062 rename into hwOS
heinrichsweikamp
parents: 0
diff changeset
22 ; asm routines in hwos.asm
0
heinrichsweikamp
parents:
diff changeset
23 extern speed_eco ; SPEED_ECO: 4MHz
heinrichsweikamp
parents:
diff changeset
24 extern speed_normal ; SPEED_NORMAL: 16MHz
heinrichsweikamp
parents:
diff changeset
25 extern speed_fastest ; SPEED_FASTEST: 64MHz
heinrichsweikamp
parents:
diff changeset
26